SN74AS1832DR [TI]
AS SERIES, HEX 2-INPUT OR GATE, PDSO20, PLASTIC, SO-20;
| 型号： | SN74AS1832DR |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | AS SERIES, HEX 2-INPUT OR GATE, PDSO20, PLASTIC, SO-20 输入元件 光电二极管 逻辑集成电路 |
| 文件： | 总4页 (文件大小：67K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SN74AS1832
HEX 2-INPUT OR DRIVER
SDAS045C – AUGUST 1984 – REVISED JANUARY 1995
D OR N PACKAGE
(TOP VIEW)
• High Capacitive-Drive Capability
• Typical Delay Time of 3.9 ns (C = 50 pF)
L
and Typical Power Dissipation of Less
Than 17 mW per Gate
5B
6Y
6A
6B
5A
5Y
4B
4A
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
• Center V
and GND Configuration
Provides Minimum Lead Inductance in
High-Current Switching Applications
CC
V
4Y
GND
3Y
CC
1A
• Package Options Include Plastic
Small-Outline (D) Packages and Standard
Plastic (N) 300-mil DIPs
1B
1Y
2A
2B
13 3B
12 3A
description
11
2Y
This device contains six independent 2-input OR
drivers. It performs the Boolean functions
Y = A + B or Y = A • B in positive logic.
The center-pin configuration reduces lead inductance when compared to the ′AS832B. This reduced lead
inductance minimizes noise generated onto either the V
high-current switching applications.
or GND bus. This reduction is significant in
CC
The SN74AS1832 is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
(each driver)
INPUTS
OUTPUT
Y
A
B
X
H
L
H
X
L
H
H
L
†
logic symbol
logic diagram (positive logic)
6
1A
7
6
≥1
8
1A
7
8
1Y
2Y
3Y
4Y
5Y
6Y
1Y
1B
9
1B
9
2A
2A
10
2B
12
3A
13
3B
17
4A
18
4B
20
5A
1
11
14
16
19
2
11
14
16
19
10
2Y
3Y
4Y
5Y
2B
12
3A
13
3B
17
4A
18
4B
20
5A
1
5B
3
5B
6A
4
3
6A
4
2
6B
6Y
6B
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
Copyright 1995, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74AS1832
HEX 2-INPUT OR DRIVER
SDAS045C – AUGUST 1984 – REVISED JANUARY 1995
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
Operating free-air temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
A
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
‡
recommended operating conditions
MIN NOM
MAX
UNIT
V
V
V
V
Supply voltage
4.5
2
5
5.5
CC
High-level input voltage
Low-level input voltage
High-level output current
Low-level output current
Operating free-air temperature
V
IH
0.8
–48
48
V
IL
I
I
mA
mA
°C
OH
OL
T
A
0
70
‡
This high sink- or source-current device is not recommended for use above 40 Mhz.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
§
PARAMETER
TEST CONDITIONS
MIN TYP
MAX
UNIT
V
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
= –2 mA
= –3 mA
= –48 mA
= 48 mA
V
–2
CC
OH
OH
OH
OL
CC
2.4
3.2
V
OH
OL
V
CC
= 4.5 V
2
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 4.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
0.35
0.5
0.1
V
I
I
I
I
I
I
V = 7 V
I
mA
µA
I
V = 2.7 V
I
20
IH
IL
V = 0.4 V
I
–0.5
–200
17
mA
mA
mA
mA
¶
V
O
= 2.25 V
–50
O
V = 4.5 V
I
11
22
CCH
CCL
V = 0
I
36
§
¶
All typical values are at V
= 5 V, T = 25°C.
A
CC
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I
.
OS
switching characteristics (see Figure 1)
V
C
R
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
L
FROM
TO
(OUTPUT)
= 500 Ω,
PARAMETER
(INPUT)
UNIT
#
T
A
= MIN to MAX
MIN
1
MAX
t
t
6.3
6.3
PLH
A or B
Y
ns
1
PHL
#
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74AS1832
HEX 2-INPUT OR DRIVER
SDAS045C – AUGUST 1984 – REVISED JANUARY 1995
PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES
7 V
R
= R1 = R2
V
CC
L
S1
R1
R
L
Test
Point
From Output
Under Test
From Output
Under Test
Test
Point
Test
Point
From Output
Under Test
C
C
L
R
L
R2
L
C
L
(see Note A)
(see Note A)
(see Note A)
LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
3.5 V
3.5 V
Timing
Input
High-Level
1.3 V
1.3 V
1.3 V
Pulse
0.3 V
0.3 V
t
h
t
w
t
su
3.5 V
3.5 V
0.3 V
Data
Input
Low-Level
1.3 V
1.3 V
1.3 V
1.3 V
Pulse
0.3 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATIONS
3.5 V
0.3 V
Output
Control
(low-level
enabling)
1.3 V
1.3 V
3.5 V
t
PZL
Input
1.3 V
1.3 V
t
PLZ
0.3 V
PHL
3.5 V
t
Waveform 1
S1 Closed
(see Note B)
t
PLH
1.3 V
V
OH
In-Phase
Output
1.3 V
1.3 V
1.3 V
V
OL
0.3 V
V
OL
t
PHZ
t
PLH
t
PZH
t
PHL
V
OH
V
Waveform 2
S1 Open
(see Note B)
OH
OL
Out-of-Phase
Output
(see Note C)
1.3 V
1.3 V
0.3 V
V
0 V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A.
C includes probe and jig capacitance.
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
D. All input pulses have the following characteristics: PRR ≤ 1 MHz, t = t = 2 ns, duty cycle = 50%.
r
f
E. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuits and Voltage Waveforms
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1998, Texas Instruments Incorporated
相关型号：
SN74AS194DRG4
AS SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, GREEN, PLASTIC, SOIC-16
TI
©2020 ICPDF网 联系我们和版权申明