THVD1439_V01 [TI]

THVD14x9x 3.3-V to 5-V RS-485 Transceivers With 4-kV Surge Protection and 1.8-V VIO Capability;
THVD1439_V01
型号: THVD1439_V01
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

THVD14x9x 3.3-V to 5-V RS-485 Transceivers With 4-kV Surge Protection and 1.8-V VIO Capability

文件: 总30页 (文件大小:1422K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
THVD14x9x 3.3-V to 5-V RS-485 Transceivers With 4-kV Surge Protection and 1.8-V  
VIO Capability  
1 Features  
2 Applications  
Meets or exceeds the requirements of the TIA/  
EIA-485A standard  
3-V to 5.5-V Supply Voltage  
VIO Support from 1.65-V to VCC supply level  
(THVD1439V, THVD1449V)  
Bus I/O protection  
Wireless infrastructure  
Factory automation  
Motor drives  
Building automation  
HVAC  
Grid infrastructure  
– ± 4-kV IEC 61000-4-5 1.2/50-μs surge  
– ± 15-kV IEC 61000-4-2 Contact discharge  
– ± 15-kV IEC 61000-4-2 Air-gap discharge  
– ± 4-kV IEC 61000-4-4 Electrical fast transient  
– ± 15-kV HBM ESD  
3 Description  
THVD14x9(V) devices are half-duplex RS-485  
transceivers with integrated surge protection. Surge  
protection is achieved by integrating transient voltage  
suppressor (TVS) diodes in the standard 8-pin SOIC  
(D) package. This feature increases the reliability by  
providing better immunity to noise transients coupled  
to the data cable which eliminates the need for  
external protection components.  
– ± 15-V DC bus fault  
Available in two speed grades  
– THVD1439, THVD1439V: 250 kbps  
– THVD1449, THVD1449V: 12 Mbps  
Extended ambient  
temperature range: -40°C to 125°C  
Extended operational  
common-mode range: ± 12 V  
Large receiver hysteresis for noise rejection  
Low Power Consumption  
– Standby supply current: < 1 µA  
– Current during operation: < 5 mA  
Glitch-free power-up/down for hot plug-in capability  
Open, short, and idle bus failsafe  
1/8 Unit load (up to 256 bus nodes)  
Industry standard 8-pin SOIC  
THVD1439 and THVD1449 operate from a single  
3.3-V or 5-V supply. The THVD1439V and  
THVD1449V devices support an additional VIO supply  
to operate the IOs from 1.65 V to VCC supply level.  
The devices in this family feature a wide common-  
mode voltage range making them suitable for multi-  
point applications over long cable runs.  
Device Information  
PART NUMBER  
PACKAGE(1)  
BODY SIZE (NOM)  
THVD1439  
THVD1439V  
THVD1449  
THVD1449V  
for drop-in compatibility  
SOIC (8)  
4.90 mm × 3.91 mm  
(1) For all available devices, see the orderable addendum at the  
end of the data sheet.  
VIO  
VCC  
VCC  
A
B
A
R
R
B
DE / RE  
RE  
DE  
D
D
GND  
GND  
THVD14x9V Block Diagram  
THVD14x9 Block Diagram  
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,  
intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change  
without notice.  
 
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
Table of Contents  
1 Features............................................................................1  
2 Applications.....................................................................1  
3 Description.......................................................................1  
4 Revision History.............................................................. 2  
5 Pin Configuration and Functions...................................4  
6 Specifications.................................................................. 5  
6.1 Absolute Maximum Ratings ....................................... 5  
6.2 ESD Ratings .............................................................. 5  
6.3 ESD Ratings, IEC ...................................................... 5  
6.4 Recommended Operating Conditions ........................6  
6.5 Thermal Information ...................................................6  
6.6 Power Dissipation ...................................................... 6  
6.7 Electrical Characteristics ............................................7  
6.8 Switching Characteristics (THVD1439,  
8.1 Overview...................................................................12  
8.2 Functional Block Diagrams....................................... 12  
8.3 Feature Description...................................................12  
8.4 Device Functional Modes..........................................15  
9 Application and Implementation..................................17  
9.1 Application Information .........................................17  
9.2 Typical Application.................................................... 17  
10 Power Supply Recommendations..............................19  
11 Layout...........................................................................20  
11.1 Layout Guidelines................................................... 20  
11.2 Layout Example...................................................... 20  
12 Device and Documentation Support..........................22  
12.1 Device Support....................................................... 22  
12.2 Receiving Notification of Documentation Updates..22  
12.3 Support Resources................................................. 22  
12.4 Trademarks.............................................................22  
12.5 Electrostatic Discharge Caution..............................22  
12.6 Glossary..................................................................22  
THVD1439V) ................................................................9  
6.9 Switching Characteristics (THVD1449,  
THVD1449V) ................................................................9  
7 Parameter Measurement Information..........................10  
8 Detailed Description......................................................12  
4 Revision History  
Changes from Revision * (April 2021) to Revision A (June 2021)  
Page  
Changed THVD1439, THVD1449 and THVD1449V from Product Preview to Advanced Information ..............1  
Copyright © 2021 Texas Instruments Incorporated  
2
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
Device Comparison Table  
PART NUMBER  
THVD1439  
DUPLEX  
ENABLES  
VIO  
No  
SIGNALING RATE  
NODES  
Separate DE and RE  
Combined DE / RE  
Separate DE and RE  
Combined DE / RE  
up to 250 kbps  
THVD1439V  
THVD1449  
Yes  
No  
Half  
256  
up to 12 Mbps  
THVD1449V  
Yes  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
3
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
5 Pin Configuration and Functions  
R
RE  
DE  
D
1
2
3
4
8
7
6
5
VCC  
B
1
2
3
4
8
7
6
5
V
V
B
A
IO  
CC  
R
A
DE/RE  
D
GND  
GND  
Not to scale  
Not to scale  
Figure 5-2. D Package (V), 8-Pin (SOIC), Top View  
Figure 5-1. D Package (Non-V), 8-Pin (SOIC), Top  
View  
PIN  
I/O  
DESCRIPTION  
NAME  
VIO  
R
Non-V  
V
1
2
-
-
Power  
IO 1.8-V to 5-V supply, for R, D, and RE/DE  
Receive data output  
1
2
3
Digital output  
Digital input  
Digital input  
RE  
Receiver enable, active low (2 MΩ internal pull-up)  
Driver enable, active high  
DE  
-
Driver enable (Active high), Receiver enable (Active Low). (2 MΩ internal  
pull-down)  
DE/ RE  
-
3
Digital Input  
D
4
5
6
7
8
4
5
6
7
8
Digital input  
Ground  
Driver data input  
GND  
A
Device ground  
Bus input/output  
Bus input/output  
Power  
Bus I/O port, A (complementary to B)  
Bus I/O port, B (complementary to A)  
3.3-V to 5-V supply  
B
VCC  
Copyright © 2021 Texas Instruments Incorporated  
4
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
6 Specifications  
6.1 Absolute Maximum Ratings  
over operating free-air temperature range (unless otherwise noted)(1)  
MIN  
–0.5  
-0.5  
–15  
MAX  
7
UNIT  
Supply voltage  
Logic supply voltage  
Bus voltage  
VCC  
V
V
V
VIO  
VCC+0.2  
15  
Range at any bus pin (A or B)  
Range at any logic pin (D, DE, or RE) THVD1439,  
THVD14149  
Input voltage  
Input voltage  
–0.3  
–0.3  
5.7  
V
V
Range at any logic pin (D, DE, or RE) THVD1439V,  
THVD1449V  
VIO+0.2  
Receiver output current  
Storage temperature, Tstg  
IO  
–24  
–65  
24  
mA  
°C  
150  
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Theseare stress  
ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated  
under Recommended OperatingConditions. Exposure to absolute-maximum-rated conditions for extended periods mayaffect device  
reliability.  
6.2 ESD Ratings  
VALUE  
±15,000  
±4,000  
±1,500  
UNIT  
Bus terminals  
Human-body model (HBM), per ANSI/ESDA/  
JEDEC JS-001(1)  
V(ESD)  
Electrostatic discharge  
All pins except bus terminals  
V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2)  
(1) JEDEC document JEP155 states that 500-V HBM allows safemanufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM allows safemanufacturing with a standard ESD control process.  
6.3 ESD Ratings, IEC  
VALUE  
UNIT  
Contact Discharge, per IEC 61000-4-2  
Air-Gap Discharge, per IEC 61000-4-2  
Per IEC 61000-4-4  
±15,000  
±15,000  
±4,000  
±4,000  
V(ESD)  
Electrostatic discharge  
Bus terminals  
V
V(EFT)  
Electrical fast transient  
Surge  
Bus terminals  
Bus terminals  
V
V
V(surge)  
Per IEC 61000-4-5, 1.2/50 μs  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
5
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
 
 
 
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
6.4 Recommended Operating Conditions  
over operating free-air temperature range (unless otherwise noted)  
MIN  
3
NOM  
MAX  
5.5  
UNIT  
VCC  
VIO  
VI  
Supply voltage  
V
V
V
V
IO Supply Voltage (V Variant)  
Input voltage on logic pins  
Input voltage at any bus terminal(1)  
1.65  
-0.5  
-12  
VCC  
VIO  
12  
VI  
High-level input voltage (driver,  
driver enable, and receiver enable  
inputs)  
VIH  
VIL  
VIH  
VIL  
0.67 * VIO  
V
V
V
V
THVD1439V, THVD1449V  
THVD1439, THVD1449  
Low-level input voltage (driver,  
driver enable, and receiver enable  
inputs)  
0.33 * VIO  
High-level input voltage (driver,  
driver enable, and receiver enable  
inputs)  
2
Low-level input voltage (driver,  
driver enable, and receiver enable  
inputs)  
0.8  
VID  
IO  
Differential input voltage  
Output current, driver  
-12  
-60  
-8  
12  
60  
8
V
mA  
mA  
Ω
IOR  
RL  
Output current, receiver  
Differential load resistance  
54  
THVD1439, THVD1439V  
THVD1449, THVD14149V  
250  
12  
kbps  
Mbps  
°C  
1/tUI  
TA  
Signaling rate  
Operating ambient temperature  
-40  
125  
(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.  
6.5 Thermal Information  
THVD1439 THVD1439V  
THVD1449 THVD1449V  
THERMAL METRIC(1)  
UNIT  
D (SOIC)  
8 PINS  
120.7  
50.3  
RθJA  
Junction-to-ambient thermal resistance  
Junction-to-case (top) thermal resistance  
Junction-to-board thermal resistance  
°C/W  
°C/W  
°C/W  
°C/W  
°C/W  
°C/W  
RθJC(top)  
RθJB  
62.8  
ψJT  
Junction-to-top characterization parameter  
Junction-to-board characterization parameter  
Junction-to-case (bottom) thermal resistance  
7.5  
ψJB  
62.2  
RθJC(bot)  
N/A  
(1) For more information about traditional and new thermalmetrics, see the Semiconductor and IC Package Thermal Metrics application  
report.  
6.6 Power Dissipation  
over operating free-air temperature range (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
VALUE  
180  
UNIT  
THVD1439  
THVD1449  
THVD1439  
THVD1449  
THVD1439  
THVD1449  
250 kbps  
12 Mbps  
250 kbps  
12 Mbps  
250 kbps  
12 Mbps  
Unterminated  
mW  
RL = 300 Ω, C L = 50 pF (driver)  
300  
Driver and receiver enabled,  
VCC = 5.5 V, TA = 125 °C,  
50% duty cycle square wave at signaling RL = 100 Ω, CL = 50 pF (driver)  
240  
RS-422 load  
PD  
mW  
mW  
350  
rate  
290  
RS-485 load  
RL = 54 Ω, CL = 50 pF (driver)  
400  
Copyright © 2021 Texas Instruments Incorporated  
6
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
 
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
6.7 Electrical Characteristics  
over operating free-air temperature range (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
Driver  
RL = 60 Ω, -12 V ≤ Vtest ≤ 12 V (See Figure 7-1 )  
1.5  
2.1  
2
V
V
RL = 60 Ω, -12 V ≤ Vtest ≤ 12 V, 4.5 V ≤ VCC ≤ 5.5 V (See Figure  
7-1 )  
Driver differential output voltage  
magnitude  
|VOD  
|
RL = 100 Ω (See Figure 7-2 )  
RL = 54 Ω (See Figure 7-2 )  
2
2.5  
2
V
V
1.5  
Change in differential output  
voltage  
Δ|VOD  
|
RL = 54 Ω (See Figure 7-2 )  
RL = 54 Ω (See Figure 7-2 )  
RL = 54 Ω (See Figure 7-2 )  
DE = VCC, -12 V ≤ VO ≤ 12 V  
–50  
1
50  
3
mV  
V
VOC  
Common-mode output voltage  
VCC / 2  
Change in steady-state  
common-mode output voltage  
ΔVOC(SS)  
–50  
–250  
50  
mV  
mA  
IOS  
Short-circuit output current  
250  
Receiver  
VI = 12 V  
DE = 0 V,  
VCC = 0 V VI = -7 V  
75  
–40  
–75  
135  
II  
Bus input current  
–100  
–135  
μA  
or 5.5 V  
VI = -12 V  
Positive-going input threshold  
voltage(1)  
VTH+  
VTH-  
40  
125  
200  
–40  
mV  
mV  
Negative-going input threshold  
voltage(1)  
–200  
–125  
250  
Over common-mode range of ±12 V  
VHYS  
VTH_HYS  
VOH  
Input hysteresis  
mV  
mV  
V
Input fail-safe threshold  
Output high voltage  
Output low voltage  
–40  
40  
IOH = -8 mA  
IOL = 8 mA  
VCC – 0.4 VCC – 0.2  
VOL  
0.2  
0.4  
1
V
IOZ  
Output high-impedance current VO = 0 V or VCC, RE = VCC  
–1  
µA  
Logic  
Input current (D, DE/RE) (V  
Variant)  
IIN  
IIN  
3 V ≤ VCC ≤ 5.5 V, 1.65 ≤ VIO ≤ VCC V, 0 V ≤ VIN ≤ VIO  
–5  
–5  
5
5
µA  
µA  
Input current (D, DE, RE)  
3 V ≤ VCC ≤ 5.5 V, 0 V ≤ VIN ≤ VCC  
Temperature rising  
Thermal Protection  
TSHDN Thermal shutdown threshold  
THYS  
150  
170  
10  
Thermal shutdown hysteresis  
Supply current (quiescent)  
Supply  
Driver and receiver  
enabled  
RE = 0 V, DE = VCC, No  
load  
3
2
4
3
mA  
mA  
mA  
µA  
Driver enabled, receiver RE = VCC, DE = VCC, No  
disabled (Non V only) load  
VCC=3.6  
V
Driver disabled, receiver RE = 0 V, DE = 0 V, No  
1
2
enabled  
load  
Driver and receiver  
disabled (Non V only)  
RE = VCC, DE = 0 V, D =  
open, No load  
0.1  
3.5  
2.5  
1.5  
0.1  
1.5  
5
ICC  
Driver and receiver  
enabled  
RE = 0 V, DE = VCC, No  
load  
mA  
mA  
mA  
µA  
Driver enabled, receiver RE = VCC, DE = VCC, No  
disabled (Non V only) load  
3.8  
2.4  
3
VCC=5.5  
V
Supply current (quiescent)  
Driver disabled, receiver RE = 0 V, DE = 0 V, No  
enabled  
load  
Driver and receiver  
disabled (Non V only)  
RE = VCC, DE = 0 V, D =  
open, No load  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
7
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
6.7 Electrical Characteristics (continued)  
over operating free-air temperature range (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
DE/RE=VIO, D=open, No  
load  
THVD143  
9V,  
THVD144  
9V  
Driver Enabled  
5
5
µA  
IIO  
VIO supply current (quiescent)  
DE/RE= 0 V, D=open, No  
load  
Receiver enabled  
µA  
(1) Under any specific conditions, VTH+ isassured to be at least VHYS higher thanVTH–  
.
Copyright © 2021 Texas Instruments Incorporated  
8
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
6.8 Switching Characteristics (THVD1439, THVD1439V)  
250-kbps devices (THVD1439, 39V), over recommended operating conditions. All typical values are at 25 .  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
Driver  
tr, tf  
Differential output rise/fall time  
Propagation delay  
300  
700  
450  
1200  
650  
40  
ns  
ns  
ns  
ns  
ns  
µs  
ns  
tPHL, tPLH  
tSK(P)  
RL = 54 Ω, CL = 50 pF  
See Figure 7-3  
Pulse skew, |tPHL – tPLH  
|
tPHZ, tPLZ  
Disable time  
50  
300  
2
200  
600  
4
See Figure  
7-4 and Figure 7-5  
RE = 0 V  
RE = VCC  
RE = VCC  
tPZH, tPZL  
Enable time  
tSHDN  
Time to shutdown  
50  
500  
Receiver  
tr, tf  
Differential output rise/fall time  
Propagation delay  
13  
70  
25  
110  
7
ns  
ns  
ns  
ns  
ns  
tPHL, tPLH  
tSK(P)  
CL = 15 pF  
See Figure 7-6  
Pulse skew, |tPHL – tPLH  
|
tPHZ, tPLZ  
Disable time  
45  
60  
tPZH(1)  
,
DE = VCC  
DE = 0 V  
See Figure 7-7  
See Figure 7-8  
120  
185  
tPZL(1)  
tPZH(2)  
tPZL(2)  
,
,
Enable time  
4
10  
μs  
tD(OFS)  
tD(FSO)  
tSHDN  
Delay to enter fail-safe operation  
Delay to exit fail-safe operation  
Time to shutdown  
14  
25  
50  
25  
35  
36  
66  
μs  
ns  
ns  
CL = 15 pF  
DE = 0 V  
See Figure 7-9  
500  
6.9 Switching Characteristics (THVD1449, THVD1449V)  
12-Mbps devices (THVD1449, 49V), over recommended operating conditions. All typical values are at 25 .  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
Driver  
tr, tf  
Differential output rise/fall time  
Propagation delay  
2
7
10  
15  
25  
25  
ns  
ns  
ns  
ns  
ns  
μs  
ns  
tPHL, tPLH  
tSK(P)  
RL = 54 Ω, CL = 50 pF  
See Figure 7-3  
Pulse skew, |tPHL – tPLH  
|
3.5  
75  
tPHZ, tPLZ  
Disable time  
30  
30  
2
See Figure 7-4 and  
Figure 7-5  
RE = 0 V  
RE = VCC  
RE = VCC  
65  
tPZH, tPZL  
Enable time  
4
tSHDN  
Time to shutdown  
50  
40  
500  
Receiver  
tr, tf  
Differential output rise/fall time  
Propagation delay  
5
10  
73  
2
ns  
ns  
ns  
ns  
ns  
tPHL, tPLH  
tSK(P)  
CL = 15 pF  
See Figure 7-6  
55  
Pulse skew, |tPHL – tPLH  
|
tPHZ, tPLZ  
Disable time  
15  
90  
30  
130  
tPZH(1)  
,
DE = VCC  
DE = 0 V  
See Figure 7-7  
See Figure 7-8  
tPZL(1)  
tPZH(2)  
tPZL(2)  
,
,
Enable time  
4
10  
μs  
tD(OFS)  
tD(FSO)  
tSHDN  
Delay to enter fail-safe operation  
Delay to exit fail-safe operation  
Time to shutdown  
14  
25  
50  
25  
35  
36  
55  
μs  
ns  
ns  
CL = 15 pF  
DE = 0 V  
See Figure 7-9  
500  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
9
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
7 Parameter Measurement Information  
Vcc  
375  
DE  
D
A
B
V
test  
VOD  
R
0V or V  
cc  
L
375 Ω  
Figure 7-1. Measurement of Driver Differential Output Voltage With Common-Mode Load  
A
V
A
A
B
R /2  
L
B
V
D
V
B
0V or V  
cc  
V
OD  
V
OC(PP)  
R /2  
L
ûV  
OC(SS)  
V
OC  
C
L
OC  
Figure 7-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load  
V
cc  
0 V  
Vcc  
DE  
50%  
V
I
A
B
t
t
R =  
L
54 Ω  
PHL  
PLH  
D
~
V
2 V  
~
C = 50 pF  
L
OD  
90%  
Input  
50 Ω  
V
50%  
10%  
I
Generator  
V
OD  
~ œ 2 V  
~
t
r
t
f
Figure 7-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays  
A
V
cc  
S1  
V
O
D
50%  
V
I
0 V  
B
R
=
DE  
50  
L
t
PZH  
=
C
L
50 pF  
110 Ω  
V
Input  
Generator  
OH  
90%  
V
I
50%  
V
O
~
~ 0V  
t
PHZ  
Figure 7-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down  
Load  
Vcc  
Vcc  
50%  
RL= 110 Ω  
VI  
tPZL  
VO  
A
B
0 V  
S1  
VO  
tPLZ  
D
Vcc  
DE  
CL=  
50 pF  
Input  
50%  
10%  
VOL  
VI  
Generator  
50 Ω  
Figure 7-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load  
Copyright © 2021 Texas Instruments Incorporated  
10  
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
 
 
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
3 V  
50%  
V
I
A
B
0 V  
R
VO  
t
tPHL  
Input  
PLH  
50  
V
1.5V  
0 V  
VOH  
Generator  
I
90%  
CL=15 pF  
50%  
RE  
V
OD  
10%  
V
OL  
tr  
t
f
Figure 7-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays  
V
cc  
Vcc  
DE  
Vcc  
V
50%  
I
0V  
V
A
B
tPZH(1)  
1 kΩ  
tPHZ  
D
V
O
R
D at Vcc  
S1 to GND  
0V or Vcc  
S1  
OH  
90%  
V
50%  
O
CL=15 pF  
0V  
RE  
tPZL(1)  
tPLZ  
Input  
Generator  
D at 0V  
S1 to Vcc  
V
CC  
50 Ω  
V
I
V
50%  
O
10%  
V
OL  
Figure 7-7. Measurement of Receiver Enable/Disable Times With Driver Enabled  
Vcc  
Vcc  
VI  
50%  
0V  
A
B
1 kΩ  
tPZH(2)  
V or 1.5V  
VO  
R
S1  
VOH  
A at 1.5V  
B at 0V  
S1 to GND  
1.5 V or 0V  
50%  
VO  
CL=15 pF  
RE  
0V  
tPZL(2)  
Input  
Generator  
A at 0V  
B at 1.5V  
S1 to VCC  
VCC  
50 Ω  
VI  
VO  
50%  
VOL  
Figure 7-8. Measurement of Receiver Enable Times With Driver Disabled  
0 V  
VA - VB  
A
VA = 0 V or -750 mV  
VB = 0 V or +750 mV  
-1.5 V  
R
VO  
tD(FSO)  
tD(OFS)  
B
CL= 15 pF  
RE  
VCC  
0 V  
0 V  
VO  
VCC / 2  
Copyright © 2017, Texas Instruments Incorporated  
Figure 7-9. Fail-Safe Delay Measurements  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
11  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
8 Detailed Description  
8.1 Overview  
THVD14x9(V) devices are surge-protected, half duplex RS-485 transceivers available in two speed grades  
suitable for data transmission up to 250 kbps and 12 Mbps respectively. Surge protection is achieved by  
integrating transient voltage suppressor (TVS) diodes in the standard 8-pin SOIC (D) package.  
THVD1439 and THVD1449 devices have active-high driver enables and active-low receiver enables. A standby  
current of less than 1.5 µA can be achieved by disabling both driver and receiver. THVD1439V and THVD1449V  
have a single enable/diable pin that either enables the driver or the receicer at a time.  
8.2 Functional Block Diagrams  
VCC  
A
R
B
RE  
DE  
D
GND  
Figure 8-1. THVD1439 and THVD1449 Block Diagram  
VIO  
VCC  
A
B
R
DE / RE  
D
GND  
Figure 8-2. THVD1439V and THVD1449V Block Diagram  
8.3 Feature Description  
8.3.1 Electrostatic Discharge (ESD) Protection  
The bus pins of the THVD14x9(V) transceiver family include on-chip ESD protection against ±15-kV HBM and  
±15-kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far  
more severe than the HBM ESD test. The 50% higher charge capacitance, C(S), and 78% lower discharge  
resistance, R(D), of the IEC model produce significantly higher discharge currents than the HBM model. As  
stated in the IEC 61000-4-2 standard, contact discharge is the preferred transient protection test method.  
Copyright © 2021 Texas Instruments Incorporated  
12  
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
R(C)  
R(D)  
40  
35  
30  
25  
20  
15  
10  
5
50 M  
(1 M)  
330 Ω  
10-kV IEC  
(1.5 kΩ)  
Device  
Under  
Test  
High-Voltage  
Pulse  
Generator  
150 pF  
(100 pF)  
C(S)  
10-kV HBM  
0
0
50  
100  
150  
200  
250  
300  
Time (ns)  
Figure 8-3. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)  
The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment.  
Common discharge events occur because of human contact with connectors and cables.  
8.3.2 Electrical Fast Transient (EFT) Protection  
Inductive loads such as relays, switch contactors, or heavy-duty motors can create high-frequency bursts during  
transition. The IEC 61000-4-4 test is intended to simulate the transients created by such switching of inductive  
loads on AC power lines. Figure 8-4 shows the voltage waveforms in to 50-Ω termination as defined by the IEC  
standard.  
1
Time  
15 ms at 5 kHz  
0.75 ms at 100 kHz  
300 ms  
1
Time  
200 µs at 5 kHz  
10 µs at 100 kHz  
1
0.5  
Time  
5 ns  
50ns  
Figure 8-4. EFT Voltage Waveforms  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
13  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
Internal ESD protection circuits of the THVD14x9(V) protect the transceivers against ±4-kV EFT. With careful  
system design, one could achieve EFT Criterion A (no data loss when transient noise is present).  
8.3.3 Surge Protection  
Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages  
and currents), or the switching of power systems, including load changes and short circuit switching. These  
transients are often encountered in industrial environments, such as factory automation and power-grid systems.  
Figure 8-5 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD  
transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT  
transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are  
representative of events that may occur in factory environments in industrial and process automation.  
The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge  
transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.  
3.0  
2.8  
2.6  
2.4  
2.2  
2.0  
1.8  
1.6  
1.4  
1.2  
1.0  
0.8  
0.6  
0.4  
0.2  
0
6-kV Surge  
22  
20  
18  
16  
14  
12  
10  
8
0.5-kV Surge  
4-kV EFT  
6
4
2
0.5-kV Surge  
10-kV ESD  
0
0
5
10 15 20 25 30 35 40  
0
5
10 15 20 25 30 35 40  
Time (µs)  
Time (µs)  
Figure 8-5. Power Comparison of ESD, EFT, and Surge Transients  
Figure 8-6 shows the test setup used to validate THVD14x9 surge performance according to the IEC 61000-4-5  
1.2/50-μs surge pulse.  
80 O  
A
Surge Generator  
2 O Source Impedance  
80 O  
THVD14x9  
GND  
B
Coupling Network  
Figure 8-6. THVD14x9(V) Surge Test Setup  
THVD14x9(V) product family is robust to ±4-kV surge transients without the need for any external components.  
Copyright © 2021 Texas Instruments Incorporated  
14  
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
8.3.4 Enhanced Receiver Noise Immunity  
The differential receivers of THVD14x9(V) family feature fully symmetric thresholds to maintain duty cycle of  
the signal even with small input amplitudes. In addition, 250 mV (typical) hysteresis guarantees excellent noise  
immunity.  
8.3.5 Failsafe Receiver  
The differential receivers of the THVD14x9(V) family are failsafe to invalid bus states caused by the following:  
Open bus conditions, such as a disconnected connector  
Shorted bus conditions, such as cable damage shorting the twisted-pair together  
Idle bus conditions that occur when no driver on the bus is actively driving  
In any of these cases, the receiver will output a fail-safe logic high state if the input amplitude stays for longer  
than tD(OFS) at less than |VTH_FSH|.  
8.4 Device Functional Modes  
When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input  
D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined  
as VOD = VA – VB is positive. When D is low, the output states reverse: B turns high, A becomes low, and VOD is  
negative.  
When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE  
pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by  
default. The D pin has an internal pull-up resistor to VCC, thus, when left open while the driver is enabled, output  
A turns high and B turns low.  
Table 8-1. Driver Function Table  
INPUT  
ENABLE  
OUTPUTS  
FUNCTION  
D
DE  
A
H
L
B
L
H
H
Actively drive bus high  
Actively drive bus low  
L
X
H
L
H
Z
Z
L
Z
Z
H
Driver disabled  
X
OPEN  
H
Driver disabled by default  
Actively drive bus high by default  
OPEN  
When the receiver enable pin, RE, is logic low, the receiver is enabled. When the differential input voltage  
defined as VID = VA – VB is higher than the positive input threshold, VTH+, the receiver output, R, turns high.  
When VID is lower than the negative input threshold, VTH-, the receiver output, R, turns low. If VID is between  
VTH+ and VTH- the output is indeterminate.  
When RE is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of VID  
are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is  
disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not  
actively driven (idle bus).  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
15  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
Table 8-2. Receiver Function Table  
DIFFERENTIAL INPUT  
VID = VA – VB  
VTH+ < VID  
ENABLE  
OUTPUT  
FUNCTION  
RE  
R
H
?
L
Receive valid bus high  
Indeterminate bus state  
Receive valid bus low  
Receiver disabled  
VTH- < VID < VTH+  
VID < VTH-  
L
L
L
X
H
Z
Z
H
H
H
X
OPEN  
Receiver disabled by default  
Fail-safe high output  
Fail-safe high output  
Fail-safe high output  
Open-circuit bus  
Short-circuit bus  
Idle (terminated) bus  
L
L
L
Copyright © 2021 Texas Instruments Incorporated  
16  
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
9 Application and Implementation  
Note  
Information in the following applications sections is not part of the TI component specification,  
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for  
determining suitability of components for their purposes, as well as validating and testing their design  
implementation to confirm system functionality.  
9.1 Application Information  
THVD14x9(V) are half-duplex RS-485 transceivers with integrated system-level surge protection. Standard  
8-pin SOIC (D) package allows drop-in replacement into existing systems and eliminate system-level protection  
components.  
9.2 Typical Application  
An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line  
reflections, each cable end is terminated with a termination resistor, RT, with a value that matches the  
characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data  
rates over longer cable length.  
R
R
R
R
A
B
A
B
RE  
RE  
R
R
T
T
DE  
D
DE  
D
D
D
A
B
A
B
R
R
R
R
D
D
D
D
RE DE  
RE DE  
Figure 9-1. Typical RS-485 Network With Half-Duplex Transceivers  
9.2.1 Design Requirements  
RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of  
applications with varying requirements, such as distance, data rate, and number of nodes.  
9.2.1.1 Data Rate and Bus Length  
There is an inverse relationship between data rate and cable length, which means the higher the data rate, the  
short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485  
systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at  
distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or  
10%.  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
17  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
10000  
1000  
100  
5%, 10%, and 20% Jitter  
Conservative  
Characteristics  
10  
100  
1k  
10k  
100 k  
1M  
10M  
100 M  
Data Rate (bps)  
Figure 9-2. Cable Length vs Data Rate Characteristic  
Even higher data rates are achievable (that is, 12 Mbps for the THVD1449(V)) in cases where the interconnect is  
short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.  
9.2.1.2 Stub Length  
When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as  
the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce  
reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of  
a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as  
shown in Equation 1.  
L(STUB) ≤ 0.1 × tr × v × c  
(1)  
where  
tr is the 10/90 rise time of the driver  
c is the speed of light (3 × 108 m/s)  
v is the signal velocity of the cable or trace as a factor of c  
9.2.1.3 Bus Loading  
The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit  
load represents a load impedance of approximately 12 kΩ. Because the THVD14x9(V) devices consist of 1/8 UL  
transceivers, connecting up to 256 receivers to the bus is possible.  
Copyright © 2021 Texas Instruments Incorporated  
18  
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
9.2.2 Detailed Design Procedure  
RS-485 transceivers operate in noisy industrial environments typically require surge protection at the bus  
pins. Figure 9-3 compares 4-kV surge protection implementation with a regular RS-485 transceiver (such as  
THVD14x0) against with the THVD14x9(V). The internal TVS protection of the THVD14x9(V) achieves ±4-kV  
IEC 61000-4-5 surge protection without any additional external components, reducing system level bill of  
materials.  
System level surge protection implementation  
using a typical RS-485 transceiver  
3.3V œ 5 V  
100nF  
VCC  
10k 10k  
MOV  
TBU  
R
RxD  
/RE  
TVS  
A
DIR  
MCU/  
B
DE  
UART  
DIR  
TBU  
D
TxD  
RS-485 transceiver  
10k  
MOV  
GND  
System level surge protection implementation  
using THVD14x9 transceiver  
3.3V œ 5 V  
100nF  
VCC  
10k 10k  
R
RxD  
DIR  
/RE  
A
B
MCU/  
UART  
DE  
D
DIR  
TxD  
THVD24x9  
10k  
GND  
Figure 9-3. Implementation of System-Level Surge Protection Using THVD14x9(V)  
10 Power Supply Recommendations  
To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100  
nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple  
present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and  
inductance of the PCB power planes.  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
19  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
11 Layout  
11.1 Layout Guidelines  
Additional external protection components generally are not needed when using THVD14x9(V) transceivers.  
1. Use VCC and ground planes to provide low-inductance. Note that high-frequency currents tend to follow the  
path of least impedance and not the path of least resistance. Apply 100-nF to 220-nF decoupling capacitors  
as close as possible to the VCC pins of transceiver, UART and/or controller ICs on the board.  
2. Use at least two vias for VCC and ground connections of decoupling capacitors to minimize effective via-  
inductance.  
3. Use 1-kΩ to 10-kΩ pull-up and pull-down resistors for enable lines to limit noise currents in theses lines  
during transient events.  
11.2 Layout Example  
2
Via to GND  
1
Via to VCC  
C
R
VCC  
B
R
3
R
RE  
DE  
R
MCU  
A
3
R
GND  
D
2
Figure 11-1. THVD1439, THVD1449 Layout Example  
Copyright © 2021 Texas Instruments Incorporated  
20  
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
2
1
Via to GND  
Via to VCC  
Via to VIO  
R
R
2
1
C
C
VCC  
B
VIO  
R
R
MCU  
DE / RE  
A
3
GND  
D
2
Figure 11-2. THVD1439V THVD1449V Layout Example  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
21  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
12 Device and Documentation Support  
12.1 Device Support  
12.2 Receiving Notification of Documentation Updates  
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on  
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For  
change details, review the revision history included in any revised document.  
12.3 Support Resources  
TI E2Esupport forums are an engineer's go-to source for fast, verified answers and design help — straight  
from the experts. Search existing answers or ask your own question to get the quick design help you need.  
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do  
not necessarily reflect TI's views; see TI's Terms of Use.  
12.4 Trademarks  
TI E2Eis a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.  
12.5 Electrostatic Discharge Caution  
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled  
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.  
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may  
be more susceptible to damage because very small parametric changes could cause the device not to meet its published  
specifications.  
12.6 Glossary  
TI Glossary  
This glossary lists and explains terms, acronyms, and definitions.  
Mechanical, Packaging, and Orderable Information  
The following pages include mechanical, packaging, and orderable information. This information is the most  
current data available for the designated devices. This data is subject to change without notice and revision of  
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.  
Copyright © 2021 Texas Instruments Incorporated  
22  
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
 
 
 
 
 
 
 
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
PACKAGE OUTLINE  
D0008B  
SOIC - 1.75 mm max height  
SCALE 2.800  
SMALL OUTLINE INTEGRATED CIRCUIT  
C
SEATING PLANE  
.228-.244 TYP  
[5.80-6.19]  
.004 [0.1] C  
A
PIN 1 ID AREA  
6X .050  
[1.27]  
8
1
2X  
.189-.197  
[4.81-5.00]  
NOTE 3  
.150  
[3.81]  
4X (0 -15 )  
4
5
8X .012-.020  
[0.31-0.51]  
B
.150-.157  
[3.81-3.98]  
NOTE 4  
.069 MAX  
[1.75]  
.010 [0.25]  
C A B  
.005-.010 TYP  
[0.13-0.25]  
4X (0 -15 )  
SEE DETAIL A  
.010  
[0.25]  
.004-.010  
[0.11-0.25]  
0 - 8  
.016-.050  
[0.41-1.27]  
DETAIL A  
TYPICAL  
.041  
[1.04]  
4221445/C 02/2019  
NOTES:  
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.  
Dimensioning and tolerancing per ASME Y14.5M.  
2. This drawing is subject to change without notice.  
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not  
exceed .006 [0.15], per side.  
4. This dimension does not include interlead flash.  
5. Reference JEDEC registration MS-012, variation AA.  
www.ti.com  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
23  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
EXAMPLE BOARD LAYOUT  
D0008B  
SOIC - 1.75 mm max height  
SMALL OUTLINE INTEGRATED CIRCUIT  
8X (.055)  
[1.4]  
8X (.061 )  
[1.55]  
SEE  
DETAILS  
SEE  
DETAILS  
SYMM  
SYMM  
1
1
8
8
8X (.024)  
[0.6]  
8X (.024)  
[0.6]  
SYMM  
SYMM  
(R.002 ) TYP  
[0.05]  
(R.002 )  
[0.05]  
TYP  
5
5
4
6X (.050 )  
[1.27]  
4
6X (.050 )  
[1.27]  
(.213)  
[5.4]  
(.217)  
[5.5]  
HV / ISOLATION OPTION  
.162 [4.1] CLEARANCE / CREEPAGE  
IPC-7351 NOMINAL  
.150 [3.85] CLEARANCE / CREEPAGE  
LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:6X  
SOLDER MASK  
OPENING  
SOLDER MASK  
OPENING  
METAL UNDER  
SOLDER MASK  
METAL  
EXPOSDE  
METAL  
EXPOSED  
METAL  
.0028 MIN  
[0.07]  
ALL AROUND  
.0028 MAX  
[0.07]  
ALL AROUND  
SOLDER MASK  
DEFINED  
NON SOLDER MASK  
DEFINED  
SOLDER MASK DETAILS  
4221445/C 02/2019  
NOTES: (continued)  
6. Publication IPC-7351 may have alternate designs.  
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.  
www.ti.com  
Copyright © 2021 Texas Instruments Incorporated  
24  
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
EXAMPLE STENCIL DESIGN  
D0008B  
SOIC - 1.75 mm max height  
SMALL OUTLINE INTEGRATED CIRCUIT  
8X (.061 )  
[1.55]  
8X (.055)  
[1.4]  
SYMM  
SYMM  
1
1
8
8
8X (.024)  
[0.6]  
8X (.024)  
[0.6]  
SYMM  
SYMM  
(R.002 ) TYP  
[0.05]  
(R.002 )  
[0.05]  
TYP  
5
5
4
4
6X (.050 )  
[1.27]  
6X (.050 )  
[1.27]  
(.217)  
[5.5]  
(.213)  
[5.4]  
HV / ISOLATION OPTION  
.162 [4.1] CLEARANCE / CREEPAGE  
IPC-7351 NOMINAL  
.150 [3.85] CLEARANCE / CREEPAGE  
SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.127 MM] THICK STENCIL  
SCALE:6X  
4221445/C 02/2019  
NOTES: (continued)  
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate  
design recommendations.  
9. Board assembly site may have different recommendations for stencil design.  
www.ti.com  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
25  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
13.1 Tape and Reel Information  
REEL DIMENSIONS  
TAPE DIMENSIONS  
K0  
P1  
W
B0  
Reel  
Diameter  
Cavity  
A0  
A0 Dimension designed to accommodate the component width  
B0 Dimension designed to accommodate the component length  
K0 Dimension designed to accommodate the component thickness  
Overall width of the carrier tape  
P1 Pitch between successive cavity centers  
W
Reel Width (W1)  
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE  
Sprocket Holes  
Q1 Q2  
Q3 Q4  
Q1 Q2  
Q3 Q4  
User Direction of Feed  
Pocket Quadrants  
Reel  
Diameter  
(mm)  
Reel  
Width W1  
(mm)  
Package  
Type  
Package  
Drawing  
A0  
(mm)  
B0  
(mm)  
K0  
(mm)  
P1  
(mm)  
W
(mm)  
Pin1  
Quadrant  
Device  
Pins  
SPQ  
PTHVD1439DR  
PTHVD1439VDR  
PTHVD1449DR  
PTHVD1449VDR  
SOIC  
D
8
2500  
330.0  
12.4  
6.4  
5.2  
2.1  
8.0  
12.0  
Q1  
Copyright © 2021 Texas Instruments Incorporated  
26  
Submit Document Feedback  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
THVD1439, THVD1439V  
THVD1449, THVD1449V  
SLLSF79A – APRIL 2021 – REVISED JUNE 2021  
www.ti.com  
TAPE AND REEL BOX DIMENSIONS  
Width (mm)  
H
W
L
Device  
Package Type  
Package Drawing Pins  
SPQ  
Length (mm) Width (mm)  
Height (mm)  
PTHVD1439DR  
PTHVD1439VDR  
PTHVD1449DR  
PTHVD1449VDR  
SOIC  
D
8
2500  
340.5  
338.1  
20.6  
Copyright © 2021 Texas Instruments Incorporated  
Submit Document Feedback  
27  
Product Folder Links: THVD1439 THVD1439V THVD1449 THVD1449V  
PACKAGE OPTION ADDENDUM  
www.ti.com  
8-Jul-2021  
PACKAGING INFORMATION  
Orderable Device  
Status Package Type Package Pins Package  
Eco Plan  
Lead finish/  
Ball material  
MSL Peak Temp  
Op Temp (°C)  
Device Marking  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4/5)  
(6)  
PTHVD1439DR  
PTHVD1439VDR  
PTHVD1449DR  
PTHVD1449VDR  
ACTIVE  
SOIC  
SOIC  
SOIC  
SOIC  
D
D
D
D
8
8
8
8
2500  
2500  
2500  
2500  
Non-RoHS &  
Non-Green  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
-40 to 125  
-40 to 125  
-40 to 125  
-40 to 125  
ACTIVE  
ACTIVE  
ACTIVE  
Non-RoHS &  
Non-Green  
Call TI  
Call TI  
Call TI  
Non-RoHS &  
Non-Green  
Non-RoHS &  
Non-Green  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance  
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may  
reference these types of products as "Pb-Free".  
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.  
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based  
flame retardants must also meet the <=1000ppm threshold requirement.  
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.  
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation  
of the previous line and the two combined represent the entire Device Marking for that device.  
(6)  
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two  
lines if the finish value exceeds the maximum column width.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
8-Jul-2021  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
Addendum-Page 2  
IMPORTANT NOTICE AND DISCLAIMER  
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE  
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”  
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY  
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD  
PARTY INTELLECTUAL PROPERTY RIGHTS.  
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate  
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable  
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you  
permission to use these resources only for development of an application that uses the TI products described in the resource. Other  
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party  
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,  
costs, losses, and liabilities arising out of your use of these resources.  
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either  
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s  
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated  

相关型号:

THVD1439_V02

THVD14x9x 3-V to 5.5-V RS-485 Transceivers With 4-kV Surge Protection and 1.8-V VIO Capability
TI

THVD1439_V03

THVD14x9x 3-V to 5.5-V RS-485 Transceivers With 4-kV Surge Protection and 1.8-V VIO Capability
TI

THVD1449

THVD14x9x 3-V to 5.5-V RS-485 Transceivers With 4-kV Surge Protection and 1.8-V VIO Capability
TI

THVD1449DR

THVD14x9x 3-V to 5.5-V RS-485 Transceivers With 4-kV Surge Protection and 1.8-V VIO Capability
TI

THVD1449V

THVD14x9x 3-V to 5.5-V RS-485 Transceivers With 4-kV Surge Protection and 1.8-V VIO Capability
TI

THVD1449VDR

具有集成 4kV IEC 浪涌保护和 1.65V 至 5.5V IO 支持的 12Mbps RS-485 收发器 | D | 8 | -40 to 125
TI

THVD1450

具有 ±18kV IEC ESD 保护功能的 3.3V 至 5V RS-485 收发器
TI

THVD1450D

具有 ±18kV IEC ESD 保护功能的 3.3V 至 5V RS-485 收发器 | D | 8 | -40 to 125
TI

THVD1450DGK

具有 ±18kV IEC ESD 保护功能的 3.3V 至 5V RS-485 收发器 | DGK | 8 | -40 to 125
TI

THVD1450DGKR

具有 ±18kV IEC ESD 保护功能的 3.3V 至 5V RS-485 收发器 | DGK | 8 | -40 to 125
TI

THVD1450DR

具有 ±18kV IEC ESD 保护功能的 3.3V 至 5V RS-485 收发器 | D | 8 | -40 to 125
TI

THVD1450DRBR

具有 ±18kV IEC ESD 保护功能的 3.3V 至 5V RS-485 收发器 | DRB | 8 | -40 to 125
TI