TLV2354IPWLE [TI]
LinCMOSE QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS; LinCMOSE翻两番低电压差分比较仪
| 型号： | TLV2354IPWLE |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | LinCMOSE QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS |
| 文件： | 总20页 (文件大小：302K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
Wide Range of Supply Voltages
2 V to 8 V
Fast Response Time . . . 200 ns Typ for
TTL-Level Input Step
Fully Characterized at 3 V and 5 V
Extremely Low Input Bias Current
5 pA Typ
Very-Low Supply-Current Drain
240 µA Typ at 3 V
Output Compatible With TTL, MOS, and
CMOS
Common-Mode Input Voltage Range
Includes Ground
Built-In ESD Protection
12
High Input Impedance . . . 10 Ω Typ
description
symbol (each comparator)
The TLV2354 consists of four independent,
low-power comparators specifically designed for
single power-supply applications and operateS
with power-supply rails as low as 2 V. When
powered from a 3-V supply, the typical supply
current is only 240 µA.
IN+
OUT
IN–
The TLV2354 is designed using the Texas Instruments LinCMOS technology and, therefore, features an
12
extremely high input impedance (typically greater than 10 Ω), which allows direct interfacing with
high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup
resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic
wired-ANDrelationships. TheTLV2354Iisfullycharacterizedforoperationfrom–40°Cto85°C. TheTLV2354M
is fully characterized for operation from – 55°C to 125°C.
The TLV2354 has internal electrostatic-discharge (ESD)-protection circuits and has been classified with a
1000-V ESD rating using Human Body Model testing. However, care should be exercised in handling this device
as exposure to ESD may result in degradation of the device parametric performance.
AVAILABLE OPTIONS
PACKAGED DEVICES
CHIP
V
max
CHIP
CARRIER
(FK)
CERAMIC
DIP
PLASTIC
DIP
CERAMIC
FLATPACK
(W)
IO
SMALL
T
A
FORM
(Y)
TSSOP
(PW)
at 25°C
OUTLINE
‡
†
(J)
(N)
(D)
–40°C to
85°C
5 mV
5 mV
TLV2354ID
—
—
—
TLV2354IN TLV2354IPWLE
—
TLV2354Y
–55°C to
125°C
TLV2354MFK
TLV2354MJ
—
—
TLV2354MW
†
‡
The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLV2352IDR).
The PW packages are only available left-ended taped and reeled (e.g., TLV2354IPWLE).
These devices have limited built-in protection. The leads should be shorted together or the device placed in conductive foam during
storage or handling to prevent electrostatic damage to the MOS gates.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
LINCMOS is a trademark of Texas Instruments Incorporated.
Copyright 1999, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
TLV2354I
D OR N PACKAGE
(TOP VIEW)
TLV2354I
PW PACKAGE
(TOP VIEW)
1OUT
2OUT
1OUT
2OUT
3OUT
4OUT
3OUT
4OUT
1
2
3
4
5
6
7
14
13
12
11
10
9
1
2
3
4
5
6
7
14
13
12
11
10
9
V
V
+
V
/GND
V
/GND
DD+
DD
DD–
DD–
2IN–
2IN+
1IN–
1IN+
2IN–
2IN+
1IN–
1IN+
4IN+
4IN–
3IN+
3IN–
4IN+
4IN–
3IN+
3IN–
8
8
TLV2354M
J OR W PACKAGE
(TOP VIEW)
TLV2354AM, TLV2354M
FK PACKAGE
(TOP VIEW)
1OUT
2OUT
3OUT
4OUT
1
2
3
4
5
6
7
14
13
12
11
10
9
V
+
V
/GND
DD
DD–
3
2
1
20 19
18
V
/GND
V
4
5
6
7
8
DD–
DD+
NC
2IN–
2IN+
1IN–
1IN+
4IN+
4IN–
3IN+
3IN–
NC
17
16
15
14
4IN+
NC
2IN–
NC
8
4IN–
2IN+
9 10 11 12 13
NC – No internal connection
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2254, TLV2254Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
•
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
TLV2354Y chip information
This chip, when properly assembled, displays characteristics similar to the TLV2354. Thermal compression or
ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with
conductive epoxy or a gold-silicon preform.
BONDING PAD ASSIGNMENTS
V
DD
(3)
(7)
(6)
(13)
(12)
IN+
IN–
+
–
(10)
(9)
(11)
(1)
OUT
(5)
(4)
+
IN+
IN–
(2)
OUT
(14)
(1)
–
(9)
(8)
(8)
(7)
IN+
IN–
+
–
(14)
65
OUT
(11)
(10)
+
IN+
IN–
(13)
OUT
–
(12)
GND
(6)
(5)
(4)
(3)
(2)
CHIP THICKNESS: 15 MILS TYPICAL
90
BONDING PADS: 4 × 4 MILS MINIMUM
T max = 150°C
J
TOLERANCES ARE ±10%.
ALL DIMENSIONS ARE IN MILS.
PIN (11) INTERNALLY CONNECTED
TO BACKSIDE OF CHIP.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V
DD
Differential input voltage, V (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±8 V
Input voltage range, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 to 8 V
ID
I
Output voltage, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V
O
Input current, I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±5 mA
I
Output current, I
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
O
Duration of output short-circuit current to GND (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . unlimited
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Operating free-air temperature range, T : TLV2354I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C
A
TLV2354M . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 125°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package . . . . . . . . . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: FK, J, or W package . . . . . . . . . . . . 300°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
3. Short circuits from outputs to V
can cause excessive heating and eventual device destruction.
DD
DISSIPATION RATING TABLE
T
≤ 25°C
DERATING
FACTOR
T
= 85°C
T = 125°C
A
POWER RATING
A
A
PACKAGE
POWER RATING
POWER RATING
D
FK
J
N
PW
W
950 mW
1375 mW
1375 mW
1150 mW
700 mW
700 mW
7.6 mW/°C
11.0 mW/°C
11.0 mW/°C
9.2 mW/°C
5.6 mW/°C
5.5 mW/°C
494 mW
715 mW
715 mW
598 mW
364 mW
370 mW
—
275 mW
275 mW
—
—
150 mW
recommended operating conditions
MIN
MAX
8
UNIT
Supply voltage, V
DD
2
0
V
V
V
= 3 V
= 5 V
1.75
3.75
85
DD
Common-mode input voltage, V
V
IC
0
DD
TLV2354I
–40
–55
Operating free-air temperature, T
°C
A
TLV2354M
125
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
†
electrical characteristics at specified free-air temperature
TLV2354I
‡
PARAMETER
TEST CONDITIONS
V
= 3 V
DD
TYP
V
= 5 V
DD
TYP
UNIT
T
A
MIN
MAX MIN
MAX
25°C
Full range
25°C
1
1
5
5
7
1
1
5
5
7
V
Input offset voltage
Input offset current
Input bias current
V
IC
= V
min,
ICR
See Note 4
mV
IO
pA
nA
pA
nA
I
IO
85°C
1
1
2
25°C
I
IB
85°C
2
25°C
0 to 2
0 to 4
Common-mode input
voltage range
V
ICR
V
0 to
1.75
0 to
3.75
Full range
25°C
Full range
25°C
0.1
0.1
nA
High-level output
current
I
V
ID
= 1 V
OH
1
300
600
1
400
700
µA
115
150
Low-level output
voltage
V
V
ID
V
ID
V
ID
= –1 V,
= –1 V,
= 1 V,
I
= 2 mA
mA
mA
µA
OL
OL
Full range
Low-level output
current
I
I
V
= 1.5 V
25°C
6
16
6
16
OL
OL
25°C
240
500
700
290
600
800
Supply current
No load
DD
Full range
†
‡
All characteristics are measured with zero common-mode input voltage unless otherwise noted.
Full range is –40°C to 85°C. IMPORTANT: See Parameter Measurement Information.
NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V
= 5 V, 2 V with V
DD
= 3 V, or
DD
below 400 mV with a 10-kΩ resistor between the output and V . They can be verified by applying the limit value to the input and
DD
checking for the appropriate output state.
switching characteristics, V
= 3 V, T = 25°C
A
DD
TLV2354I
TYP
PARAMETER
TEST CONDITIONS
UNIT
MIN
MAX
§
= 15 pF ,
R
= 5.1 kΩ,
C
L
L
Response time
100-mV input step with 5-mV overdrive
640
ns
See Note 5
§
C
includes probe and jig capacitance.
L
NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V = 1 V with
O
V
DD
= 3 V or when the output crosses V = 1.4 with V
= 5 V.
DD
O
switching characteristics, V
= 5 V, T = 25°C
A
DD
TLV2354I
TYP
PARAMETER
TEST CONDITIONS
UNIT
MIN
MAX
§
= 15 pF ,
100-mV input step with 5-mV overdrive
TTL-level input step
650
R
= 5.1 kΩ,
C
L
L
Response time
ns
See Note 5
200
§
C
includes probe and jig capacitance.
L
NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V = 1 V with
O
V
DD
= 3 V or when the output crosses V = 1.4 with V
= 5 V.
O
DD
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
†
electrical characteristics at specified free-air temperature
TLV2354M
‡
PARAMETER
TEST CONDITIONS
V
= 3 V
V
= 5 V
UNIT
T
A
DD
TYP
DD
TYP
MIN
MAX MIN
MAX
5
25°C
Full range
25°C
1
1
5
5
1
1
5
V
IO
Input offset voltage
Input offset current
Input bias current
V
IC
= V
min,
ICR
See Note 4
mV
10
10
pA
nA
pA
nA
I
IO
125°C
25°C
10
10
20
I
IB
125°C
25°C
20
0 to 2
0 to 4
Common-mode input
voltage range
V
ICR
V
0 to
1.75
0 to
3.75
Full range
25°C
Full range
25°C
0.1
0.1
nA
High-level output
current
I
V
ID
= 1 V
OH
1
300
600
1
400
700
µA
115
150
Low-level output
voltage
V
V
ID
V
ID
V
ID
= –1 V,
= –1 V,
= 1 V,
I
= 2 mA
mA
mA
µA
OL
OL
Full range
Low-level output
current
I
I
V
= 1.5 V
25°C
6
16
6
16
OL
OL
25°C
240
500
700
290
600
800
Supply current
No load
DD
Full range
†
‡
All characteristics are measured with zero common-mode input voltage unless otherwise noted.
Full range is –55°C to 125°C. IMPORTANT: See Parameter Measurement Information.
NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V
= 5 V, 2 V with V
DD
= 3 V, or
DD
below 400 mV with a 10-kΩ resistor between the output and V . They can be verified by applying the limit value to the input and
DD
checking for the appropriate output state.
switching characteristics, V
= 3 V, T = 25°C
A
DD
TLV2354M
MIN TYP
PARAMETER
TEST CONDITIONS
UNIT
MAX
§
= 100 pF ,
R
= 5.1 kΩ,
C
L
L
Response time
100-mV input step with 5-mV overdrive
1400
ns
See Note 5
§
C
includes probe and jig capacitance.
L
NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V = 1 V with
O
V
DD
= 3 V or when the output crosses V = 1.4 with V
= 5 V.
DD
O
switching characteristics, V
= 5 V, T = 25°C
A
DD
TLV2354M
MIN TYP
PARAMETER
TEST CONDITIONS
UNIT
MAX
1300
900
§
= 100 pF ,
100-mV input step with 5-mV overdrive
TTL-level input step
R
= 5.1 kΩ,
C
L
L
Response time
ns
See Note 5
§
C
includes probe and jig capacitance.
L
NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V = 1 V with
O
V
DD
= 3 V or when the output crosses V = 1.4 with V
= 5 V.
O
DD
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
†
electrical characteristics at specified free-air temperature, T = 25°C
A
TLV2354Y
PARAMETER
TEST CONDITIONS
V
= 3 V
DD
TYP
V
= 5 V
DD
TYP
UNIT
MIN
MAX MIN
MAX
V
Input offset voltage
V
= V min, See Note 4
ICR
1
1
5
5
1
1
5
5
mV
pA
pA
V
IO
IC
I
IO
I
IB
Input offset current
Input bias current
V
ICR
Common-mode input voltage range
High-level output current
Low-level output voltage
Low-level output current
Supply current
0 to 2
0 to 4
I
V
ID
V
ID
V
ID
V
ID
= 1 V
0.1
115
16
0.1
150
16
nA
mV
mA
µA
OH
V
OL
= –1 V,
= –1 V,
= 1 V,
I
= 2 mA
300
6
400
600
OL
I
I
V
= 1.5 V
6
OL
OL
No load
240
500
290
DD
†
All characteristics are measured with zero common-mode input voltage unless otherwise noted.
NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V
= 5 V, 2 V with V
DD
= 3 V, or
DD
below 400 mV with a 10-kΩ resistor between the output and V . They can be verified by applying the limit value to the input and
DD
checking for the appropriate output state.
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
TYPICAL CHARACTERISTICS
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT
SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE
1100
990
880
770
660
550
440
330
380
360
340
320
300
280
260
V
T
= 3 V
= 25°C
No Load
DD
A
V
= 5 V
DD
V
DD
= 3 V
240
220
200
180
220
110
0
0
2
4
6
8
10
12
14
16
– 75 – 50 –25
0
25
50
75
100 125
I
– Low-Level Output Current – mA
T
A
– Free-Air Temperature – °C
OL
Figure 1
Figure 2
COMMON-MODE INPUT VOLTAGE RANGE
OUTPUT FALL TIME
vs
vs
FREE-AIR TEMPERATURE
CAPACITIVE LOAD
3
2.5
2
50
45
40
35
30
25
20
15
V
DD
= 3 V
V
= 3 V
DD
Overdrive = 10 mV
Positive Limit
R
T
A
= 5.1 kΩ (pullup to V
= 25°C
)
DD
L
1.5
1
0.5
0
Negative Limit
10
5
– 0.5
0
– 1
0
10 20 30 40 50 60 70 80 90 100
– 75 – 50 – 25
0
25
50
75 100 125
C
– Capacitive Load – pF
T
A
– Free-Air Temperature – °C
L
Figure 3
Figure 4
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
TYPICAL CHARACTERISTICS
HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS OVERDRIVE VOLTAGES
FOR VARIOUS CAPACITIVE LOADS
V
C
R
= 3 V
= 15 pF
= 5.1 kΩ (pullup to V
= 25°C
V
= 3 V
DD
L
L
DD
Overdrive = 10 mV
)
R = 5.1 kΩ (pullup to V
T = 25°C
A
)
DD
L
DD
T
A
3
0
3
0
C
= 100 pF
L
20 mV
5 mV
C = 15 pF
L
10 mV
C
= 50 pF
L
100
0
100
0
0
100 200 300 400 500 600 700 800 900 1000
– High-to-Low-Level Output
0
100 200 300 400 500 600 700 800 900 1000
– High-to-Low-Level Output
t
t
PHL
PHL
Propagation Delay Time – ns
Propagation Delay Time – ns
Figure 5
Figure 6
LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS CAPACITIVE LOADS
FOR VARIOUS OVERDRIVE VOLTAGES
V
= 3 V
V
= 3 V
= 15 pF
= 5.1 kΩ (pullup to V
= 25°C
DD
DD
L
L
Overdrive = 10 mV
C
R
T
R
T
= 5.1 kΩ (pullup to V
= 25°C
)
DD
)
L
DD
C
= 50 pF
L
A
A
3
0
3
0
20 mV
C
= 15 pF
L
5 mV
10 mV
C
= 100 pF
L
100
0
100
0
0
100 200 300 400 500 600 700 800 900 1000
– Low-to-High-Level Output
0
100 200 300 400 500 600 700 800 900 1000
– Low-to-High-Level Output
t
t
PLH
PLH
Propagation Delay Time – ns
Propagation Delay Time – ns
Figure 7
Figure 8
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
PARAMETER MEASUREMENT INFORMATION
The digital output stage of the TLV2354 can be damaged if it is held in the linear region of the transfer curve.
Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force
the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the
following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are
offered.
To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown
in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With
the input polarity reversed, the output should be low.
A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can
be slewed as shown in Figure 9(b) for the V
accuracy.
test rather than changing the input voltages to provide greater
ICR
5 V
1 V
5.1 kΩ
5.1 kΩ
+
–
+
–
Applied V
Limit
Applied V
Limit
IO
IO
V
O
V
O
– 4 V
(a) V WITH V = 0
IO IC
(b) V WITH V = 4 V
IO IC
Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits
A close approximation of the input offset voltage can be obtained by using a binary search method to vary the
differential input voltage while monitoring the output state. When the applied input voltage differential is equal but
opposite in polarity to the input offset voltage, the output changes states.
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
PARAMETER MEASUREMENT INFORMATION
Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the
comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a
triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual
dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input
is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop
reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which
can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input
exactly equals the input offset voltage.
Voltage dividers R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement
easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is
suggested that their tolerance level be 1% or lower.
Measuring the extremely low values of input current requires isolation from all other sources of leakage current and
compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage
can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from
the measurement obtained with a device in the socket to obtain the actual input current of the device.
V
DD
C3
0.68 µF
R5
1.8 kΩ, 1%
U1b 1/4
TLV2354
C2
1 µF
U1c 1/4
Buffer
+
–
TLV2354
R6
5.1 kΩ
–
+
DUT
–
+
R7
1 MΩ
R4
47 kΩ
V
IO
(×100)
Integrator
R1
240 kΩ
R8
1.8 kΩ, 1%
U1a 1/4
TLV2354
C4
0.1 µF
–
+
C1
0.1 µF
Triangle
R9
10 kΩ, 1%
Generator
R10
100 Ω, 1%
R2
10 kΩ
R3
100 Ω
Figure 10. Circuit for Input Offset Voltage Measurement
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
PARAMETER MEASUREMENT INFORMATION
Propagationdelaytimeisdefinedastheintervalbetweentheapplicationofaninputstepfunctionandtheinstantwhen
the output crosses V = 1 V with V
= 3 V or when the output crosses V = 1.4 V with V
= 5 V. Propagation delay
O
DD
O
DD
time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time,
high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation-delay-time measurement
at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced
by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then
a low signal, for example a 105-mV or 5-mV overdrive, causes the output to change state.
V
DD
Pulse
Generator
1 µF
5.1 kΩ
50 Ω
+
–
DUT
+ 1 V
Input Offset Voltage
Compensation
Adjustment
C
10 Ω
10 Turn
L
(see Note A)
1 kΩ
– 1 V
0.1 µF
TEST CIRCUIT
Overdrive
Overdrive
Input
100 mV
Input
100 mV
90%
90%
Low- to High-
Level Output
High- to Low-
Level Output
V
= 1 V With V
or
= 1.4 V With V
= 3 V
DD
O
V
O
= 5 V
DD
10%
10%
t
t
r
f
t
t
PHL
PLH
VOLTAGE WAVEFORMS
NOTE A: C includes probe and jig capacitance.
L
Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
MECHANICAL INFORMATION
D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN
PINS **
0.050 (1,27)
8
14
16
DIM
0.020 (0,51)
0.014 (0,35)
0.010 (0,25)
0.197
(5,00)
0.344
(8,75)
0.394
(10,00)
M
A MAX
14
8
0.189
(4,80)
0.337
(8,55)
0.386
(9,80)
A MIN
0.244 (6,20)
0.228 (5,80)
0.008 (0,20) NOM
0.157 (4,00)
0.150 (3,81)
Gage Plane
1
7
A
0.010 (0,25)
0°–8°
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.004 (0,10)
0.010 (0,25)
0.004 (0,10)
0.069 (1,75) MAX
4040047/B 03/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
D. Four center pins are connected to die mount pad.
E. Falls within JEDEC MS-012
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
MECHANICAL INFORMATION
FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN
A
B
NO. OF
TERMINALS
**
18 17 16 15 14 13 12
MIN
MAX
MIN
MAX
0.342
(8,69)
0.358
(9,09)
0.307
(7,80)
0.358
(9,09)
19
20
11
10
9
20
28
44
52
68
84
0.442
(11,23)
0.458
(11,63)
0.406
(10,31)
0.458
(11,63)
21
B SQ
22
0.640
(16,26)
0.660
(16,76)
0.495
(12,58)
0.560
(14,22)
8
A SQ
23
0.740
(18,78)
0.761
(19,32)
0.495
(12,58)
0.560
(14,22)
7
24
25
6
0.938
(23,83)
0.962
(24,43)
0.850
(21,6)
0.858
(21,8)
5
1.141
(28,99)
1.165
(29,59)
1.047
(26,6)
1.063
(27,0)
26 27 28
1
2
3
4
0.080 (2,03)
0.064 (1,63)
0.020 (0,51)
0.010 (0,25)
0.020 (0,51)
0.010 (0,25)
0.055 (1,40)
0.045 (1,14)
0.045 (1,14)
0.035 (0,89)
0.045 (1,14)
0.035 (0,89)
0.028 (0,71)
0.022 (0,54)
0.050 (1,27)
4040140/C 11/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
MECHANICAL INFORMATION
J (R-GDIP-T**)
CERAMIC DUAL-IN-LINE PACKAGE
14 PIN SHOWN
PINS **
14
16
18
20
22
DIM
0.310
(7,87)
0.310
(7,87)
0.310
(7,87)
0.310
(7,87)
0.410
(10,41)
A MAX
B
0.290
(7,37)
0.290
(7,37)
0.290
(7,37)
0.290
(7,37)
0.390
(9,91)
A MIN
B MAX
B MIN
C MAX
C MIN
14
8
0.785
0.785
0.910
0.975
1.100
(19,94) (19,94) (23,10) (24,77) (28,00)
C
0.755
(19,18) (19,18)
0.755
0.930
(23,62)
0.280
(7,11)
0.300
(7,62)
0.300
(7,62)
0.300
(7,62)
0.388
(9,65)
1
7
0.245
(6,22)
0.245
(6,22)
0.245
(6,22)
0.245
(6,22)
0.065 (1,65)
0.045 (1,14)
0.100 (2,54)
0.070 (1,78)
0.020 (0,51) MIN
A
0.200 (5,08) MAX
Seating Plane
0.130 (3,30) MIN
0°–15°
0.100 (2,54)
0.023 (0,58)
0.015 (0,38)
0.014 (0,36)
0.008 (0,20)
4040083/B 04/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL-STD-1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22
16
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
MECHANICAL INFORMATION
PLASTIC DUAL-IN-LINE PACKAGE
N (R-PDIP-T**)
16 PIN SHOWN
PINS **
14
16
18
20
DIM
0.775
(19,69)
0.775
(19,69)
0.920
(23.37)
0.975
(24,77)
A MAX
A
16
9
0.745
(18,92)
0.745
(18,92)
0.850
(21.59)
0.940
(23,88)
A MIN
0.260 (6,60)
0.240 (6,10)
1
8
0.070 (1,78) MAX
0.020 (0,51) MIN
0.310 (7,87)
0.290 (7,37)
0.035 (0,89) MAX
0.200 (5,08) MAX
Seating Plane
0.125 (3,18) MIN
0.100 (2,54)
0°–15°
0.021 (0,53)
0.015 (0,38)
0.010 (0,25)
M
0.010 (0,25) NOM
14/18 PIN ONLY
4040049/C 08/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)
17
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
MECHANICAL INFORMATION
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN
0,32
0,19
0,65
M
0,13
14
8
0,15 NOM
4,50
4,30
6,70
6,10
Gage Plane
0,25
1
7
0°–8°
0,75
0,50
A
Seating Plane
0,10
1,20 MAX
0,10 MIN
PINS **
8
14
16
20
24
28
DIM
3,10
2,90
5,10
4,90
5,10
4,90
6,60
6,40
7,90
7,70
9,80
9,60
A MAX
A MIN
4040064/D 10/95
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
18
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV2354, TLV2354Y
LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS
SLCS012B – MAY 1992 – REVISED MARCH 1999
MECHANICAL INFORMATION
CERAMIC DUAL FLATPACK
W (R-GDFP-F14)
Base and Seating Plane
0.260 (6,60)
0.235 (5,97)
0.007 (0,18)
0.004 (0,10)
0.080 (2,03)
0.045 (1,14)
0.045 (1,14)
0.026 (0,66)
0.280 (7,11)
0.360 (9,14)
0.240 (6,10)
0.360 (9,14)
0.240 (6,10)
0.255 (6,48)
0.019 (0,48)
0.015 (0,38)
1
14
0.050 (1,27)
0.390 (9,91)
0.335 (8,51)
0.025 (0,64)
0.015 (0,38)
7
8
1.000 (25,40)
0.735 (18,67)
4040180-2/B 03/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB
19
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1999, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明