TPS54360BDDAR [TI]
具有 Eco-Mode™ 的 60V 输入、3.5A 降压直流/直流转换器 | DDA | 8 | -40 to 150;
| 型号： | TPS54360BDDAR |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有 Eco-Mode™ 的 60V 输入、3.5A 降压直流/直流转换器 | DDA | 8 | -40 to 150 开关 光电二极管 转换器 |
| 文件： | 总44页 (文件大小：1689K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Support &
Community
Product
Folder
Order
Now
Tools &
Software
Technical
Documents
TPS54360B
ZHCSJ43 –DECEMBER 2018
具有 Eco-Mode™ 的 TPS54360B 60V 输入、3.5A、降压直流/直流转换器
1 特性
3 说明
1
•
•
•
•
输入电压范围 4.5V 至 60V（绝对最大值 65V）
TPS54360B 是一款具有集成型高侧 MOSFET 的
60V、3.5A 降压稳压器。它采用电流模式控制，可实
现简单的外部补偿和灵活的组件选择。低纹波脉冲跳跃
模式可将无负载电源电流减小至 146μA。当启用引脚
被拉至低电平时，关断电源电流被减少至 2μA。
3.5A 持续电流、4.5A 最低峰值电感器电流限制
电流模式控制直流/直流转换器
92mΩ 高侧金属氧化物半导体场效应晶体管
(MOSFET)
•
•
轻负载条件下使用脉冲跳跃实现的高效率 Eco-
mode。™
欠压闭锁在内部设定为 4.3V，但可用使能引脚将之提
高。该器件可在内部控制输出电压启动斜坡，从而控制
启动过程并消除过冲。
轻负载条件下使用集成型引导 (BOOT) 再充电场效
应晶体管 (FET) 实现的低压降
•
•
•
•
•
•
•
•
•
•
•
•
146μA 静态工作电流
宽开关频率范围可实现对效率或者外部组件尺寸的优
化。频率折返和热关断功能在过载情况下保护内部和外
部组件不受损坏。
2μA 关断电流
100kHz 至 2.5MHz 的固定开关频率
同步至外部时钟
TPS54360B 采用 8 引脚热增强型 HSOIC PowerPAD
™封装。
可调欠压闭锁 (UVLO) 电压和滞后
内部软启动
精确逐周期电流限制
器件信息
过热、过压和频率折返保护
0.8V 1% 内部电压基准
8 引脚 HSOIC PowerPAD™封装
-40°C 至 150°C TJ 运行范围
器件编号
TPS54360B
封装
HSOIC (8)
封装尺寸
4.89mm × 3.90mm
(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附
录。
使用 TPS54360B 并借助 WEBENCH® 电源设计器
创建定制设计方案
空白
空白
2 应用
空白
12V、24V 和 48V 工业和通信电力系统
空白
空白
简化原理图
效率与负载电流间的关系
100
90
VIN
VIN
EN
80
70
TPS54360B
BOOT
5 V
3.3 V
60
50
40
30
20
10
0
VOUT
SW
RT/CLK
COMP
VIN = 12 V
GND
VOUT = 5 V, fsw = 600 kHz
VOUT = 3.3 V, fsw = 300 kHz
FB
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
GND
I
- Output Current - A
O
Copyright © 2018, Texas Instruments Incorporated
1
本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。 有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。 TI 不保证翻译的准确
性和有效性。 在实际设计之前，请务必参考最新版本的英文版本。
English Data Sheet: SNVSB93
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
目录
7.4 Device Functional Modes........................................ 21
Application and Implementation ........................ 22
8.1 Application Information............................................ 22
8.2 Typical Application .................................................. 22
8.3 Other Applications................................................... 34
Power Supply Recommendations...................... 35
1
2
3
4
5
6
特性.......................................................................... 1
8
9
应用.......................................................................... 1
说明.......................................................................... 1
修订历史记录 ........................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings.............................................................. 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 4
6.5 Electrical Characteristics........................................... 5
6.6 Timing Requirements................................................ 6
6.7 Typical Characteristics.............................................. 6
Detailed Description ............................................ 10
7.1 Overview ................................................................. 10
7.2 Functional Block Diagram ....................................... 11
7.3 Feature Description................................................. 11
10 Layout................................................................... 36
10.1 Layout Guidelines ................................................. 36
10.2 Layout Example .................................................... 36
11 器件和文档支持 ..................................................... 37
11.1 器件支持................................................................ 37
11.2 接收文档更新通知 ................................................. 37
11.3 社区资源................................................................ 37
11.4 商标....................................................................... 37
11.5 静电放电警告......................................................... 37
12 机械、封装和可订购信息....................................... 37
7
4 修订历史记录
注：之前版本的页码可能与当前版本有所不同。
日期
修订版本
说明
2018 年 12 月
*
最初发布版本
2
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
5 Pin Configuration and Functions
DDA Package
8-Pin HSOIC
Top View
BOOT
VIN
1
2
3
4
8
7
6
5
SW
GND
COMP
FB
PowerPAD
9
EN
RT/CLK
Pin Functions
PIN
I/O
DESCRIPTION
NAME
NO.
A bootstrap capacitor is required between BOOT and SW. If the voltage on this capacitor is below the
minimum required to operate the high-side MOSFET, the output is switched off until the capacitor is
refreshed.
BOOT
1
O
VIN
EN
2
3
I
I
Input supply voltage with 4.5 V to 60 V operating range.
Enable pin, with internal pullup current source. Pull below 1.2 V to disable. Float to enable. Adjust the input
undervoltage lockout with two resistors. See the Enable and Adjusting Undervoltage Lockout section.
Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an
external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold,
a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and
the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-
enabled and the operating mode returns to resistor frequency programming.
RT/CLK
4
I
FB
5
6
I
Inverting input of the transconductance (gm) error amplifier.
Error amplifier output and input to the output switch current (PWM) comparator. Connect frequency
compensation components to this pin.
COMP
O
GND
7
8
9
–
I
Ground
SW
The source of the internal high-side power MOSFET and switching node of the converter.
GND pin must be electrically connected to the exposed pad on the printed circuit board for proper operation.
Thermal Pad
–
Copyright © 2018, Texas Instruments Incorporated
3
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
6 Specifications
6.1 Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
MIN
–0.3
–0.3
MAX
65
8.4
73
3
UNIT
VIN
EN
BOOT
Input voltage
FB
V
–0.3
–0.3
–0.3
COMP
3
RT/CLK
BOOT-SW
3.6
8
Output voltage
SW
–0.6
–2
65
65
150
150
V
SW, 10-ns transient
Operating junction temperature
Storage temperature, Tstg
–40
–65
°C
°C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
MAX
±2000
±500
UNIT
(2)
Human body model (HBM) esd stress voltage
Charged device model (HBM) ESD stress voltage
(1)
VESD
V
(3)
(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges
into the device.
(2) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe
manufacturing with a standard ESD control process. pins listed as 1000 V may actually have higher performance.
(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250V CDM allows safe
manufacturing with a standard ESD control process. pins listed as 250 V may actually have higher performance.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
VO + VDO
0.8
MAX
60
UNIT
V
VIN
VO
IO
Supply input voltage(1)
Output voltage
58.8
3.5
V
Output current
0
A
TJ
Junction temperature
–40
150
°C
(1) See Equation 1
6.4 Thermal Information
TPS54360B
THERMAL METRIC(1)
DDA (HSOIC)
UNIT
8 PINS
42
RθJA
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
RθJC(top)
RθJB
45.8
23.4
5.9
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
ψJB
23.4
3.6
RθJC(bot)
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
4
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
6.5 Electrical Characteristics
TJ = –40°C to +150°C, VIN = 4.5 to 60V (unless otherwise noted)
PARAMETER
SUPPLY VOLTAGE (VIN PINS)
Operating input voltage
TEST CONDITIONS
MIN
TYP
MAX
UNIT
4.5
4.1
60
V
V
Internal undervoltage lockout threshold
Rising
4.3
4.48
Internal undervoltage lockout threshold
hysteresis
325
mV
Shutdown supply current
EN = 0 V, 25°C, 4.5 V ≤ VIN ≤ 60 V
2.25
146
4.5
μA
Operating: nonswitching supply current
FB = 0.9 V, TA = 25°C
175
ENABLE AND UVLO (EN pinS)
Enable threshold voltage
No voltage hysteresis, rising and falling
Enable threshold +50 mV
1.1
1.2
–4.6
–1.2
–3.4
1.3
V
Input current
μA
μA
Enable threshold –50 mV
–0.58
–2.2
-1.8
-4.5
Hysteresis current
VOLTAGE REFERENCE
Voltage reference
HIGH-SIDE MOSFET
On-resistance
ERROR AMPLIFIER
0.792
0.8
92
0.808
190
V
VIN = 12 V, BOOT-SW = 6 V
mΩ
Input current
50
nA
Error amplifier transconductance (gM)
–2 μA < ICOMP < 2 μA, VCOMP = 1 V
–2 μA < ICOMP < 2 μA, VCOMP = 1 V, VFB = 0.4 V
VFB = 0.8 V
350
μS
Error amplifier transconductance (gM) during
soft-start
77
μS
Error amplifier DC gain
10,000
2500
±30
V/V
kHz
μA
Min unity gain bandwidth
Error amplifier source/sink
COMP to SW current transconductance
V(COMP) = 1 V, 100-mV overdrive
12
A/V
CURRENT LIMIT
All VIN and temperatures, Open Loop(1)
All temperatures, VIN = 12 V, Open Loop(1)
VIN = 12 V, TA = 25°C, Open Loop(1)
4.5
4.5
5.2
5.5
5.5
5.5
6.8
6.25
5.85
Current limit threshold
A
THERMAL SHUTDOWN
Thermal shutdown
176
12
°C
°C
Thermal shutdown hysteresis
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK pinS)
Switching frequency range using RT mode
100
450
160
2500
550
2300
2
kHz
kHz
kHz
V
fSW
Switching frequency
RT = 200 kΩ
500
Switching frequency range using CLK mode
RT/CLK high threshold
1.55
1.2
RT/CLK low threshold
0.5
V
(1) Open Loop current limit measured directly at the SW pin and is independent of the inductor value and slope compensation.
Copyright © 2018, Texas Instruments Incorporated
5
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
6.6 Timing Requirements
MIN
NOM
MAX
UNIT
INTERNAL SOFT-START TIME
Soft-start time
fSW = 500 kHz, 10% to 90%
fSW = 2.5 MHz, 10% to 90%
2.1
ms
ms
Soft-start time
0.42
HIGH-SIDE MOSFET
Minimum controllable on time
CURRENT LIMIT
VIN = 12 V, TA = 25°C
135
60
ns
ns
Current limit threshold delay
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PINS)
Minimum CLK input pulse width
15
55
78
ns
ns
μs
RT/CLK falling edge to SW rising edge
Measured at 500 kHz with RT resistor in series
Measured at 500 kHz
delay
PLL lock-in time
6.7 Typical Characteristics
0.25
0.814
0.809
0.804
0.799
0.794
0.789
0.784
VIN = 12 V
BOOT-SW = 3 V
BOOT-SW = 6 V
0.2
0.15
0.1
0.05
0
−50
−25
0
25
50
75
100
125
150
−50
−25
0
25
50
75
100
125
150
TJ − Junction Temperature (°C)
TJ − Junction Temperature (°C)
G001
G002
Figure 1. On-Resistance vs Junction Temperature
Figure 2. Voltage Reference vs Junction Temperature
6.5
6.5
VIN = 12 V
TJ = −40°C
TJ = 25°C
TJ = 150°C
6.3
6.1
5.9
5.7
5.5
5.3
5.1
4.9
4.7
4.5
6.3
6.1
5.9
5.7
5.5
5.3
5.1
4.9
4.7
4.5
−50
−25
0
25
50
75
100
125
150
0
10
20
30
40
50
60
TJ − Junction Temperature (°C)
VIN − Input Voltage (V)
G003
G004
Figure 3. Switch Current Limit vs Junction Temperature
Figure 4. Switch Current Limit vs Input Voltage
6
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
Typical Characteristics (continued)
550
500
450
400
350
300
250
200
150
100
50
ƒSW (kHz) = 92417 × RT (kΩ)−0.991
RT (kΩ) = 101756 × fSW (kHz)−1.008
RT = 200 kΩ, VIN = 12 V
540
530
520
510
500
490
480
470
460
450
0
200
−50
−25
0
25
50
75
100
125
150
300
400
500
600
700
800
900 1000
TJ − Junction Temperature (°C)
RT/CLK − Resistance (kΩ)
G005
G006
Figure 5. Switching Frequency vs Junction Temperature
Figure 6. Switching Frequency vs RT/CLK Resistance
Low Frequency Range
2500
2000
1500
1000
500
500
VIN = 12 V
450
400
350
300
250
200
0
0
50
100
150
200
−50
−25
0
25
50
75
100
125
150
RT/CLK − Resistance (kΩ)
TJ − Junction Temperature (°C)
G007
G008
Figure 7. Switching Frequency vs RT/CLK Resistance
High Frequency Range
Figure 8. EA Transconductance vs Junction Temperature
120
1.3
VIN = 12 V
VIN = 12 V
1.29
1.28
1.27
1.26
1.25
1.24
1.23
1.22
1.21
1.2
1.19
1.18
1.17
1.16
1.15
110
100
90
80
70
60
50
40
30
20
−50
−25
0
25
50
75
100
125
150
−50
−25
0
25
50
75
100
125
150
TJ − Junction Temperature (°C)
TJ − Junction Temperature (°C)
G009
G010
Figure 9. EA Transconductance During Soft Start vs
Junction Temperature
Figure 10. EN Pin Voltage vs Junction Temperature
Copyright © 2018, Texas Instruments Incorporated
7
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
Typical Characteristics (continued)
−0.5
−4
−4.1
−4.2
−4.3
−4.4
−4.5
−4.6
−4.7
−4.8
−4.9
−5
VIN = 5 V,IEN = Threshold+50mV
VIN = 12 V,IEN = Threshold+50mV
−0.7
−0.9
−1.1
−1.3
−1.5
−1.7
−1.9
−2.1
−2.3
−2.5
−50
−25
0
25
50
75
100
125
150
−50
−25
0
25
50
75
Tj − Junction Temperature (°C)
100
125
150
TJ − Junction Temperature (°C)
G011
G012
Figure 11. EN pin Current vs Junction Temperature
Figure 12. EN pin Current vs Junction Temperature
−2.5
100
VFB Falling
VFB Rising
−2.7
−2.9
−3.1
−3.3
−3.5
−3.7
−3.9
−4.1
−4.3
−4.5
75
50
25
0
VIN = 12 V
125 150
−50
−25
0
25
50
75
100
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
TJ − Junction Temperature (°C)
VFB (V)
G112
G013
Figure 13. EN Pin Current Hysteresis vs Junction
Temperature
Figure 14. Switching Frequency vs FB
3
3
2.5
2
VIN = 12 V
TJ = 25°C
2.5
2
1.5
1
1.5
1
0.5
0
0.5
0
−50
−25
0
25
50
75
100
125
150
0
10
20
30
40
50
60
TJ − Junction Temperature (°C)
VIN − Input Voltage (V)
G014
G015
Figure 15. Shutdown Supply Current vs Junction
Temperature
Figure 16. Shutdown Supply Current vs Input Voltage (VIN)
8
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
Typical Characteristics (continued)
210
210
190
170
150
130
110
90
VIN = 12 V
TJ = 25°C
190
170
150
130
110
90
70
−50
70
−25
0
25
50
75
100
125
150
0
10
20
30
40
50
60
TJ − Junction Temperature (°C)
VIN − Input Voltage (V)
G016
G017
Figure 17. VIN Supply Current vs Junction Temperature
Figure 18. VIN Supply Current vs Input Voltage
2.6
4.5
4.4
4.3
4.2
4.1
4
BOOT-SW UVLO Falling
BOOT-SW UVLO Rising
2.5
2.4
2.3
2.2
2.1
2
3.9
3.8
3.7
UVLO Start Switching
UVLO Stop Switching
1.9
1.8
−50
−25
0
25
50
75
100
125
150
−50
−25
0
25
50
75
100
125
150
Tj − Junction Temperature (°C)
TJ − Junction Temperature (°C)
G018
G019
Figure 19. BOOT-SW UVLO vs Junction Temperature
Figure 20. Input Voltage UVLO vs Junction Temperature
10
V
T
= 12V,
IN
= 25oC
9
8
7
6
5
J
4
3
2
1
0
100 300 500 700 900 110013001500 17001900 2100 2300 2500
Switching Frequency (kHz)
G021
Figure 21. Soft-Start Time vs Switching Frequency
Copyright © 2018, Texas Instruments Incorporated
9
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
7 Detailed Description
7.1 Overview
The TPS54360B is a 60-V, 3.5-A, step-down (buck) regulator with an integrated high side n-channel MOSFET.
The device implements constant frequency, current mode control which reduces output capacitance and
simplifies external frequency compensation. The wide switching frequency range of 100 kHz to 2500 kHz allows
either efficiency or size optimization when selecting the output filter components. The switching frequency is
adjusted using a resistor to ground connected to the RT/CLK pin. The device has an internal phase-locked loop
(PLL) connected to the RT/CLK pin that synchronizes the power switch turnon to a falling edge of an external
clock signal.
The TPS54360B has a default input start-up voltage of approximately 4.3 V. The EN pin can be used to adjust
the input voltage undervoltage lockout (UVLO) threshold with two external resistors. An internal pull up current
source enables operation when the EN pin is floating. The operating current is 146 μA under no load condition
(not switching). When the device is disabled, the supply current is 2 μA.
The integrated 92-mΩ high side MOSFET supports high efficiency power supply designs capable of delivering
3.5 Amperes of continuous current to a load. The gate drive bias voltage for the integrated high side MOSFET is
supplied by a bootstrap capacitor connected from the BOOT to SW pins. The TPS54360B reduces the external
component count by integrating the bootstrap recharge diode. The BOOT pin capacitor voltage is monitored by a
UVLO circuit which turns off the high side MOSFET when the BOOT to SW voltage falls below a preset
threshold. An automatic BOOT capacitor recharge circuit allows the TPS54360B to operate at high duty cycles
approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the
application. The minimum output voltage is the internal 0.8-V feedback reference.
Output overvoltage transients are minimized by an overvoltage transient protection (OVP) comparator. When the
OVP comparator is activated, the high side MOSFET is turned off and remains off until the output voltage is less
than 106% of the desired output voltage.
The TPS54360B includes an internal soft-start circuit that slows the output rise time during start-up to reduce in-
rush current and output voltage overshoot. Output overload conditions reset the soft-start timer. When the
overload condition is removed, the soft-start circuit controls the recovery from the fault output level to the nominal
regulation voltage. A frequency foldback circuit reduces the switching frequency during start-up and overcurrent
fault conditions to help maintain control of the inductor current.
10
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
7.2 Functional Block Diagram
EN
VIN
Thermal
Shutdown
UVLO
Enable
OV
Comparator
Shutdown
Shutdown
Logic
Enable
Threshold
Boot
Charge
Voltage
Reference
Boot
UVLO
Minimum
Clamp
Pulse
Current
Sense
Skip
Error
Amplifier
PWM
FB
Comparator
BOOT
Logic
Shutdown
Slope
Compensation
S
SW
COMP
Frequency
Foldback
Reference
DAC for
Soft-Start
Maximum
Clamp
Oscillator
with PLL
8/8/ 2012A 0192789
RT/CLK
GND
POWERPAD
Copyright © 2016, Texas Instruments Incorporated
7.3 Feature Description
7.3.1 Fixed Frequency PWM Control
The TPS54360B uses fixed-frequency, peak-current-mode control with adjustable switching frequency. The
output voltage is compared through external resistors connected to the FB pin to an internal voltage reference by
an error amplifier. An internal oscillator initiates the turnon of the high side power switch. The error amplifier
output at the COMP pin controls the high side power switch current. When the high side MOSFET switch current
reaches the threshold level set by the COMP voltage, the power switch is turned off. The COMP pin voltage
increases and decreases as the output current increases and decreases. The device implements current limiting
by clamping the COMP pin voltage to a maximum level. The pulse skipping Eco-mode is implemented with a
minimum voltage clamp on the COMP pin.
7.3.2 Slope Compensation Output Current
The TPS54360B adds a compensating ramp to the MOSFET switch current sense signal. This slope
compensation prevents sub-harmonic oscillations at duty cycles greater than 50%. The peak current limit of the
high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.
Copyright © 2018, Texas Instruments Incorporated
11
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
Feature Description (continued)
7.3.3 Pulse Skip Eco-mode
The TPS54360B operates in a pulse-skipping Eco-mode at light load currents to improve efficiency by reducing
switching and gate drive losses. If the output voltage is within regulation and the peak switch current at the end
of any switching cycle is below the pulse-skipping-current threshold, the device enters Eco-mode. The pulse-
skipping-current threshold is the peak switch current level corresponding to a nominal COMP voltage of 600 mV.
When in Eco-mode, the COMP pin voltage is clamped at 600 mV and the high side MOSFET is inhibited. Since
the device is not switching, the output voltage begins to decay. The voltage control loop responds to the falling
output voltage by increasing the COMP pin voltage. The high side MOSFET is enabled and switching resumes
when the error amplifier lifts COMP above the pulse skipping threshold. The output voltage recovers to the
regulated value, and COMP eventually falls below the Eco-mode pulse skipping threshold at which time the
device again enters Eco-mode. The internal PLL remains operational when in Eco-mode. When operating at light
load currents in Eco-mode, the switching transitions occur synchronously with the external clock signal.
During Eco-mode operation, the TPS54360B senses and controls peak switch current, not the average load
current. Therefore the load current at which the device enters Eco-mode is dependent on the output inductor
value. The circuit in enters Eco-mode at about 24-mA output current. As the load current approaches zero, the
device enters a pulse-skip mode during which it draws only 146-μA input quiescent current.
7.3.4 Low Dropout Operation and Bootstrap Voltage (BOOT)
The TPS54360B provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and
SW pins provides the gate-drive voltage for the high side MOSFET. The BOOT capacitor is refreshed when the
high side MOSFET is off and the external low side diode conducts. The recommended value of the BOOT
capacitor is 0.1 μF. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating
of 10 V or higher for stable performance over temperature and voltage.
When operating with a low voltage difference from input to output, the high side MOSFET of the TPS54360B
operate at 100% duty cycle as long as the BOOT to SW pin voltage is greater than 2.1 V. When the voltage from
BOOT to SW drops below 2.1 V, the high side MOSFET is turned off and an integrated low-side MOSFET pulls
SW low to recharge the BOOT capacitor. To reduce the losses of the small low-side MOSFET at high output
voltages, it is disabled at 24-V output and re-enabled when the output reaches 21.5 V.
Because the gate drive current sourced from the BOOT capacitor is small, the high-side MOSFET can remain on
for many switching cycles before the MOSFET is turned off to refresh the capacitor. Thus the effective duty cycle
of the switching regulator can be high, approaching 100%. The effective duty cycle of the converter during
dropout is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low-
side diode voltage and the printed-circuit-board resistance.
Equation 1 calculates the minimum input voltage required to regulate the output voltage and ensure normal
operation of the device. This calculation must include tolerance of the component specifications and the variation
of these specifications at their maximum operating temperature in the application.
VOUT + VF + Rdc ìIOUT
V
min =
+RDS on ìIOUT - VF
(
)
IN
(
)
0.99
where
•
•
•
VF = Schottky diode forward voltage
Rdc = DC resistance of inductor and PCB
RDS(on) = High-side MOSFET RDS(on)
(1)
12
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
Feature Description (continued)
At heavy loads, the minimum input voltage must be increased to ensure a monotonic start-up. Use Equation 2 to
calculate the minimum input voltage for this condition.
V
= D
x (V
- I
x R
+ V ) - V + I
x R
OUT(max)
(max)
IN(min)
OUT(max)
DS(on)
F
F
OUT(max) dc
where
•
•
•
•
•
•
D(max) ≥ 0.9
IB2SW = 100 µA
tSW = 1 / fSW(MHz)
VB2SW = VBOOT + VF
VBOOT = (1.41 × VIN – 0.554 – VF / tSW – 1.847 × 103 × IB2SW) / (1.41 + 1 / tSW)*
RDS(on) = 1 / (–0.3 × VB2SW2 + 3.577 × VB2SW – 4.246)
*VBOOT is clamped by the IC. If VBOOT calculates to greater than 6 V, set VBOOT = 6 V
(2)
7.3.5 Error Amplifier
The TPS54360B voltage regulation loop is controlled by a transconductance error amplifier. The error amplifier
compares the FB pin voltage to the lower of the internal soft-start voltage or the internal 0.8-V voltage reference.
The transconductance (gm) of the error amplifier is 350 μA/V during normal operation. During soft-start operation,
the transconductance is reduced to 78 μA/V, and the error amplifier is referenced to the internal soft-start
voltage.
The frequency compensation components (capacitor, series resistor, and capacitor) are connected between the
error-amplifier-output COMP pin and GND pin.
7.3.6 Adjusting the Output Voltage
The internal voltage reference produces a precise 0.8 V ±1% voltage reference over the operating temperature
and voltage range by scaling the output of a bandgap reference circuit. The output voltage is set by a resistor
divider from the output node to the FB pin. It is recommended to use 1% tolerance or better divider resistors.
Select the low side resistor RLS for the desired divider current and use Equation 3 to calculate RHS. To improve
efficiency at light loads consider using larger value resistors. However, if the values are too high, the regulator is
more susceptible to noise and voltage errors from the FB input current may become noticeable.
Vout - 0.8V
æ
ö
RHS = RLS
´
ç
÷
0.8 V
è
ø
(3)
7.3.7 Enable and Adjusting Undervoltage Lockout
The TPS54360B is enabled when the VIN pin voltage rises above 4.3 V, and the EN pin voltage exceeds the
enable threshold of 1.2 V. The TPS54360B is disabled when the VIN pin voltage falls below 4 V or when the EN
pin voltage is below 1.2 V. The EN pin has an internal pullup current source, i1, of 1.2 μA that enables operation
of the TPS54360B when the EN pin floats.
If an application requires a higher undervoltage lockout (UVLO) threshold, use the circuit shown in Figure 22 to
adjust the input voltage UVLO with two external resistors. When the EN pin voltage exceeds 1.2 V, an additional
3.4 μA of hysteresis current, Ihys, is sourced out of the EN pin. When the EN pin is pulled below 1.2 V, the 3.4
μA Ihys current is removed. This addional current facilitates adjustable input voltage UVLO hysteresis. Use
Equation 4 to calculate RUVLO1 for the desired UVLO hysteresis voltage. Use Equation 5 to calculate RUVLO2 for
the desired VIN start voltage.
In applications designed to start at relatively low input voltages (for example, from 4.5 V to 9 V) and withstand
high input voltages (for example, from 40 V to 60 V), the EN pin may experience a voltage greater than the
absolute maximum voltage of 8.4 V during the high input voltage condition. It is recommended to use a zener
diode to clamp the pin voltage below the absolute maximum rating.
Copyright © 2018, Texas Instruments Incorporated
13
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
Feature Description (continued)
VIN
TPS54360
i1 ihys
R
UVLO1
EN
Optional
VEN
R
UVLO2
Copyright © 2017, Texas Instruments Incorporated
Figure 22. Adjustable Undervoltage Lockout (UVLO)
V
- V
STOP
START
R
=
UVLO1
I
HYS
(4)
(5)
V
ENA
R
=
UVLO2
V
- V
START
ENA
+ I
1
R
UVLO1
7.3.8 Internal Soft Start
The TPS54360B has an internal digital soft start that ramps the reference voltage from zero volts to its final value
in 1024 switching cycles. The internal soft-start time (10% to 90%) is calculated using Equation 6.
1024
t
(ms) =
SS
f
(kHz)
SW
(6)
If the EN pin is pulled below the stop threshold of 1.2 V, switching stops and the internal soft-start resets. The
soft start also resets in thermal shutdown.
7.3.9 Constant Switching Frequency and Timing Resistor (RT/CLK) pin)
The switching frequency of the TPS54360B is adjustable over a wide range from 100 kHz to 2500 kHz by placing
a resistor between the RT/CLK pin and GND pin. The RT/CLK pin voltage is typically 0.5 V and must have a
resistor to ground to set the switching frequency. To determine the timing resistance for a given switching
frequency, use Equation 7 or Equation 8 or the curves in Figure 6 and Figure 7. To reduce the solution size one
would typically set the switching frequency as high as possible, but tradeoffs of the conversion efficiency,
maximum input voltage and minimum controllable on time should be considered. The minimum controllable on-
time is typically 135 ns, which limits the maximum operating frequency in applications with high input to output
step down ratios. The maximum switching frequency is also limited by the frequency foldback circuit. A more
detailed discussion of the maximum switching frequency is provided in Accurate Current Limit Operation and
Maximum Switching Frequency.
101756
f sw (kHz)1.008
RT (kW) =
(7)
92417
RT (kW)0.991
f sw (kHz) =
(8)
14
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
Feature Description (continued)
7.3.10 Accurate Current Limit Operation and Maximum Switching Frequency
The TPS543060B implements peak-current-mode control in which the COMP pin voltage controls the peak
current of the high side MOSFET. A signal proportional to the high-side switch current and the COMP pin voltage
are compared each cycle. When the peak switch current intersects the COMP control voltage, the high side
switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier increases
switch current by driving the COMP pin high. The error amplifier output is clamped internally at a level which sets
the peak switch current limit. The TPS54360B provides an accurate current limit threshold with a typical current
limit delay of 60 ns. With smaller inductor values, the delay results in a higher peak inductor current. The
relationship between the inductor value and the peak inductor current is shown in Figure 23.
Peak Inductor Current
ΔCLPeak
Open Loop Current Limit
ΔCLPeak = V /L x tCLdelay
IN
tCLdelay
tON
Figure 23. Current Limit Delay
To protect the converter in overload conditions at higher switching frequencies and input voltages, the
TPS54360B implements a frequency foldback. The oscillator frequency is divided by 1, 2, 4, and 8 as the FB pin
voltage falls from 0.8 V to 0 V. The TPS54360B uses a digital frequency foldback to enable synchronization to an
external clock during normal start-up and fault conditions. During short-circuit events, the inductor current can
exceed the peak current limit because of the high input voltage and the minimum controllable on time. When the
output voltage is forced low by the shorted load, the inductor current decreases slowly during the switch off time.
The frequency foldback effectively increases the off time by increasing the period of the switching cycle providing
more time for the inductor current to ramp down.
With a maximum frequency foldback ratio of 8, there is a maximum frequency at which the inductor current can
be controlled by frequency foldback protection. Equation 9 calculates the maximum switching frequency at which
the inductor current remains under control when VOUT is forced to VOUT(SC). The selected operating frequency
should not exceed the calculated value.
Equation 10 calculates the maximum switching frequency limitation set by the minimum controllable on time and
the input to output step down ratio. Setting the switching frequency above this value causes the regulator to skip
switching pulses to achieve the low duty cycle required at maximum input voltage.
æ
ç
ö
÷
IO ´Rdc + VOUT + Vd
1
fSW maxskip
=
´
(
)
ç
÷
tON
VIN -IO ´RDS on + Vd
( )
è
ø
(9)
æ
ö
÷
ICL ´Rdc + VOUT sc + Vd
fDIV
( )
ç
fSW(shift)
=
´
ç
÷
tON
VIN -ICL ´RDS on + Vd
( )
è
ø
(10)
15
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
Feature Description (continued)
Where:
IO
Output current
ICL
Current limit
Rdc
VIN
inductor resistance
maximum input voltage
output voltage
VOUT
VOUTSC
Vd
output voltage during short
diode voltage drop
RDS(on)
tON
switch on resistance
controllable on time
frequency divide equals (1, 2, 4, or 8)
ƒDIV
7.3.11 Synchronization to RT/CLK pin
The RT/CLK pin can receive a frequency synchronization signal from an external system clock. To implement
this synchronization feature connect a square wave to the RT/CLK pin through either circuit network shown in
Figure 24. The square wave applied to the RT/CLK pin must switch lower than 0.5 V and higher than 1.7 V and
have a pulsewidth greater than 15 ns. The synchronization frequency range is 160 kHz to 2300 kHz. The rising
edge of the SW is synchronized to the falling edge of RT/CLK pin signal. Design the external synchronization
circuit so that the default frequency set resistor is connected from the RT/CLK pin to ground when the
synchronization signal is off. When using a low-impedance-signal source, the frequency set resistor is connected
in parallel with an AC-coupling capacitor to a termination resistor (for example, 50 Ω) as shown in Figure 24. The
two resistors in series provide the default frequency setting resistance when the signal source is turned off. The
sum of the resistance must set the switching frequency close to the external CLK frequency. TI recommends AC
coupling the synchronization signal through a 10-pF ceramic capacitor to RT/CLK pin.
The first time the RT/CLK is pulled above the PLL threshold the TPS54360B switches from the RT resistor free-
running frequency mode to the PLL synchronized mode. The internal 0.5-V voltage source is removed, and the
RT/CLK pin becomes high impedance as the PLL starts to lock onto the external signal. The switching frequency
can be higher or lower than the frequency set with the RT/CLK resistor. The device transitions from the resistor
mode to the PLL mode and locks onto the external clock frequency within 78 microseconds. During the transition
from the PLL mode to the resistor programmed mode, the switching frequency falls to 150 kHz and then
increases or decreases to the resistor programmed frequency when the 0.5-V bias voltage is reapplied to the
RT/CLK resistor.
The switching frequency is divided by 8, 4, 2, and 1 as the FB pin voltage ramps from 0 to 0.8 volts. The device
implements a digital frequency foldback to enable synchronizing to an external clock during normal start-up and
fault conditions. Figure 25, Figure 26, and Figure 27 show the device synchronized to an external system clock in
continuous conduction mode (CCM), discontinuous conduction (DCM), and pulse-skip mode (Eco-Mode).
SPACER
TPS54360B
PLL
TPS54360B
PLL
RT/CLK
RT/CLK
RT
RT
Hi-Z
Clock
Source
Clock
Source
Copyright © 2018, Texas Instruments Incorporated
Figure 24. Synchronizing to a System Clock
16
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
Feature Description (continued)
SW
SW
EXT
EXT
IL
IL
Figure 25. Plot of Synchronizing in CCM
Figure 26. Plot of Synchronizing in DCM
SW
EXT
IL
Figure 27. Plot of Synchronizing in Eco-Mode
Copyright © 2018, Texas Instruments Incorporated
17
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
Feature Description (continued)
7.3.12 Overvoltage Protection
The TPS54360B incorporates an output overvoltage protection (OVP) circuit to minimize voltage overshoot when
recovering from output fault conditions or strong unload transients in designs with low output capacitance. For
example, when the power supply output is overloaded the error amplifier compares the actual output voltage to
the internal reference voltage. If the FB pin voltage is lower than the internal reference voltage for a considerable
time, the output of the error amplifier increases to a maximum voltage corresponding to the peak current limit
threshold. When the overload condition is removed, the regulator output rises and the error amplifier output
transitions to the normal operating level. In some applications, the power supply output voltage can increase
faster than the response of the error amplifier output resulting in an output overshoot.
The OVP feature minimizes output overshoot when using a low value output capacitor by comparing the FB pin
voltage to the rising OVP threshold, which is nominally 109% of the internal voltage reference. If the FB pin
voltage is greater than the rising OVP threshold, the high side MOSFET is immediately disabled to minimize
output overshoot. When the FB voltage drops below the falling OVP threshold which is nominally 106% of the
internal voltage reference, the high-side MOSFET resumes normal operation.
7.3.13 Thermal Shutdown
The TPS54360B provides an internal thermal shutdown to protect the device when the junction temperature
exceeds 176°C. The high side MOSFET stops switching when the junction temperature exceeds the thermal trip
threshold. Once the die temperature falls below 164°C, the device reinitiates the power up sequence controlled
by the internal soft-start circuitry.
7.3.14 Small Signal Model for Loop Response
Figure 28 shows an equivalent model for the TPS54360B control loop which can be simulated to check the
frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gmEA
of 350 μA/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor Ro
and capacitor Co model the open loop gain and frequency response of the amplifier. The 1-mV AC voltage
source between the nodes a and b effectively breaks the control loop for the frequency response measurements.
Plotting c/a provides the small signal response of the frequency compensation. Plotting a/b provides the small
signal response of the overall loop. The dynamic loop response can be evaluated by replacing RL with a current
source with the appropriate load step amplitude and step rate in a time domain analysis. This equivalent model is
only valid for continuous conduction mode (CCM) operation.
SW
V
O
Power Stage
gm 12 A/V
ps
a
b
R
R1
ESR
R
COMP
L
c
FB
C
OUT
0.8 V
CO
RO
R3
C1
gm
ea
C2
R2
350 mA/V
Copyright © 2016, Texas Instruments Incorporated
Figure 28. Small Signal Model for Loop Response
18
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
Feature Description (continued)
7.3.15 Simple Small Signal Model for Peak-Current-Mode Control
Figure 29 describes a simple small signal model that can be used to design the frequency compensation. The
TPS54360B power stage can be approximated by a voltage-controlled current source (duty cycle modulator)
supplying current to the output capacitor and load resistor. The control to output transfer function is shown in
Equation 11 and consists of a DC gain, one dominant pole, and one ESR zero. The quotient of the change in
switch current and the change in COMP pin voltage (node c in Figure 28) is the power stage transconductance,
gmPS. The gmPS for the TPS54360B is 12 A/V. The low-frequency gain of the power stage is the product of the
transconductance and the load resistance as shown in Equation 12.
As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This
variation with the load may seem problematic at first glance, but fortunately the dominant pole moves with the
load current (see Equation 13). The combined effect is highlighted by the dashed line in the right half of
Figure 29. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB
crossover frequency the same with varying load conditions. The type of output capacitor chosen determines
whether the ESR zero has a profound effect on the frequency compensation design. Using high ESR aluminum
electrolytic capacitors may reduce the number frequency compensation components needed to stabilize the
overall loop because the phase margin is increased by the ESR zero of the output capacitor (see Equation 14).
V
O
Adc
VC
R
ESR
fp
R
L
gm
ps
C
OUT
fz
Copyright © 2017, Texas Instruments Incorporated
Figure 29. Simple Small Signal Model and Frequency Response for Peak-Current-Mode Control
æ
ç
è
ö
÷
ø
s
1+
1+
2p´ fZ
VOUT
= Adc ´
VC
æ
ç
è
ö
÷
ø
s
2p´ fP
(11)
(12)
Adc = gmps ´ RL
1
f
=
P
C
´R ´ 2p
L
OUT
(13)
(14)
1
f
=
Z
C
´R
´ 2p
OUT
ESR
Copyright © 2018, Texas Instruments Incorporated
19
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
Feature Description (continued)
7.3.16 Small Signal Model for Frequency Compensation
The TPS54360B uses a transconductance amplifier for the error amplifier and supports three of the commonly-
used frequency compensation circuits. Compensation circuits Type 2A, Type 2B, and Type 1 are shown in
Figure 30. Type 2 circuits are typically implemented in high bandwidth power-supply designs using low ESR
output capacitors. The Type 1 circuit is used with power-supply designs with high-ESR aluminum electrolytic or
tantalum capacitors. Equation 15 and Equation 16 relate the frequency response of the amplifier to the small
signal model in Figure 30. The open-loop gain and bandwidth are modeled using the RO and CO shown in
Figure 30. See Application and Implementation for a design example using a Type 2A network with a low ESR
output capacitor.
Equation 15 through Equation 24 are provided as a reference. An alternative is to use WEBENCH software tools
to create a design based on the power supply requirements.
V
O
R1
FB
Type 2A
Type 2B
Type 1
gm
ea
R
COMP
Vref
C2
R3
C1
R3
R2
C2
C
O
O
C1
Copyright © 2016, Texas Instruments Incorporated
Figure 30. Types of Frequency Compensation
Aol
A0
P1
Z1
P2
A1
BW
Figure 31. Frequency Response of the Type 2A and Type 2B Frequency Compensation
Aol(V/V)
Ro =
gmea
gmea
2p ´ BW (Hz)
(15)
(16)
CO
=
20
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
Feature Description (continued)
æ
ç
è
ö
÷
ø
s
1+
2p´ fZ1
EA = A0´
æ
ç
è
ö æ
ö
÷
ø
s
s
1+
´ 1+
÷ ç
2p´ fP1
2p´ fP2
ø è
(17)
(18)
(19)
R2
A0 = gmea ´ Ro ´
R1 + R2
R2
R1 + R2
A1 = gmea ´ Ro| | R3 ´
1
P1=
2p´Ro´ C1
(20)
1
Z1=
2p´R3´ C1
(21)
(22)
1
P2 =
type 2a
2p ´ R3 | | RO ´ (C2 + CO )
1
P2 =
type 2b
2p ´ R3 | | RO ´ CO
(23)
(24)
1
P2 =
type 1
2p ´ RO ´ (C2 + CO
)
7.4 Device Functional Modes
7.4.1 Operation with VIN ≤ 4.5 V (Minimum VIN)
TI recommends operating the device with input voltages above 4.5 V. The typical VIN UVLO threshold is 4.3 V,
and the device may operate at input voltages down to the UVLO voltage. At input voltages below the actual
UVLO voltage, the device does not switch. If EN is externally pulled up to VIN or left floating, when VIN passes the
UVLO threshold the device become actives. Switching is enabled, and the soft start sequence is initiated. The
TPS54360B starts at the soft-start time determined by the internal soft-start time.
7.4.2 Operation with EN Control
The enable threshold voltage is 1.2 V typical. With EN held below that voltage the device is disabled and
switching is inhibited even if VIN is above its UVLO threshold. The IC quiescent current is reduced in this state. If
the EN voltage is increased above the threshold while VIN is above its UVLO threshold, the device becomes
active. Switching is enabled, and the soft start sequence is initiated. The TPS54360B starts at the soft-start time
determined by the internal soft start time.
Copyright © 2018, Texas Instruments Incorporated
21
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TPS54360B is a 60-V, 3.5-A, step-down regulator with an integrated high-side MOSFET. Ideal applications
are: 12 V, 24 and 48 V industrial and communications power systems.
8.2 Typical Application
L1
8.2 µH
VOUT
C4
0.1 …F
5.0 V, 3.5 A
U1
TPS54360BDDA
C6
C7
D1
47 …F
47 …F
8
7
6
5
1
2
B560C
BOOT
VIN
SW
VIN
8.5 V to 60 V
GND
R5
53.6k
3
4
EN
COMP
FB
C1
2.2 …F
C2
R1
523k
FB
GND
C8
RT/CLK
2.2 …F
R4
13.0k
FB
39 pF
9
C5
R2
R3
R6
10.2k
84.5
162k
6800 pF
GND
GND
GND
Copyright © 2018, Texas Instruments Incorporated
GND
GND
Figure 32. 5 V Output TPS54360B Design Example
8.2.1 Design Requirements
This guide illustrates the design of a high frequency switching regulator using ceramic output capacitors. A few
parameters must be known in order to start the design process. These requirements are typically determined at
the system level. For this example, start with the following known parameters:
Table 1. Design Parameters
PARAMETER
Output voltage
VALUE
5 V
Transient response 0.875-A to 2.625-A load step
Maximum output current
Input voltage
ΔVOUT = 4%
3.5 A
12 V nom. 8.5 V to 60 V
0.5% of VOUT
8 V
Output voltage ripple
Start input voltage (rising VIN
)
Stop input voltage (falling VIN
)
6.25 V
22
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
8.2.2 Detailed Design Procedure
8.2.2.1 Custom Design with WEBENCH® Tools
Click here to create a custom design using the TPS54360B device with the WEBENCH® Power Designer.
1. Start by entering your VIN, VOUT, and IOUT requirements.
2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and
compare this design with other possible solutions from Texas Instruments.
3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with
real time pricing and component availability.
4. In most cases, you will also be able to:
–
–
–
–
Run electrical simulations to see important waveforms and circuit performance
Run thermal simulations to understand the thermal performance of your board
Export your customized schematic and layout into popular CAD formats
Print PDF reports for the design, and share your design with colleagues
5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.
8.2.2.2 Selecting the Switching Frequency
The first step is to choose a switching frequency for the regulator. Typically, the designer uses the highest
switching frequency possible since this produces the smallest solution size. High switching frequency allows for
lower value inductors and smaller output capacitors compared to a power supply that switches at a lower
frequency. The switching frequency that can be selected is limited by the minimum on-time of the internal power
switch, the input voltage, the output voltage and the frequency foldback protection.
Equation 9 and Equation 10 should be used to calculate the upper limit of the switching frequency for the
regulator. Choose the lower value result from the two equations. Switching frequencies higher than these values
results in pulse skipping or the lack of overcurrent protection during a short circuit.
The typical minimum on time, tonmin, is 135 ns for the TPS54360B. For this example, the output voltage is 5 V
and the maximum input voltage is 60 V, which allows for a maximum switch frequency up to 710 kHz to avoid
pulse skipping from Equation 9. To ensure overcurrent runaway is not a concern during short circuits use
Equation 10 to determine the maximum switching frequency for frequency foldback protection. With a maximum
input voltage of 60 V, assuming a diode voltage of 0.7 V, inductor resistance of 25 mΩ, switch resistance of 92
mΩ, a current limit value of 4.7 A and short circuit output voltage of 0.1 V, the maximum switching frequency is
902 kHz.
For this design, a lower switching frequency of 600 kHz is chosen to operate comfortably below the calculated
maximums. To determine the timing resistance for a given switching frequency, use Equation 7 or the curve in
Figure 6. The switching frequency is set by resistor R3 shown in . For 600 kHz operation, the closest standard
value resistor is 162 kΩ.
1
3.5 A x 25 mW + 5 V + 0.7 V
60 V - 3.5 A x 92 mW + 0.7 V
æ
ö
fSW(maxskip)
=
´
= 710 kHz
ç
÷
135ns
è
ø
(25)
(26)
(27)
8
4.7 A x 25 mW + 0.1 V + 0.7 V
60 V - 4.7 A x 92 mW + 0.7 V
æ
ö
fSW(shift)
=
´
= 902 kHz
ç
÷
135 ns
è
ø
101756
600 (kHz)1.008
RT (kW) =
= 161 kW
Copyright © 2018, Texas Instruments Incorporated
23
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
8.2.2.3 Output Inductor Selection (LO)
To calculate the minimum value of the output inductor, use .
KIND is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The
inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents
impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to
or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer,
however, the following guidelines may be used.
For designs using low ESR output capacitors such as ceramics, a value as high as KIND = 0.3 may be desirable.
When using higher ESR output capacitors, KIND = 0.2 yields better results. Since the inductor ripple current is
part of the current mode PWM control system, the inductor ripple current should always be greater than 150 mA
for stable PWM operation. In a wide input voltage regulator, it is best to choose relatively large inductor ripple
current. This provides sufficienct ripple current with the input voltage at the minimum.
For this design example, KIND = 0.3 and the minimum inductor value is calculated to be 7.3 μH. The nearest
standard value is 8.2 μH. It is important that the RMS current and saturation current ratings of the inductor not be
exceeded. The RMS and peak inductor current can be found from Equation 30 and Equation 31. For this design,
the RMS inductor current is 3.5 A and the peak inductor current is 3.97 A. The chosen inductor is a WE
7447797820, which has a saturation current rating of 5.8 A and an RMS current rating of 5.05 A.
As the equation set demonstrates, lower ripple currents reduces the output voltage ripple of the regulator but it
requires a larger value of inductance. Selecting higher ripple currents increases the output voltage ripple of the
regulator but allow for a lower inductance value.
The current flowing through the inductor is the inductor ripple current plus the output current. During power up,
faults, or transient load conditions, the inductor current can increase above the peak inductor current level
calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the
device. For this reason, the most conservative design approach is to choose an inductor with a saturation current
rating equal to or greater than the switch current limit of the TPS54360B, which is nominally 5.5 A.
V
- VOUT
IN max
(
VOUT
)
60 V - 5 V
3.5 A x 0.3
5 V
LO min
=
´
=
´
= 7.3 mH
(
)
IOUT ´KIND
V
´ fSW
60 V ´ 600 kHz
IN max
(
)
(28)
(29)
spacer
IRIPPLE
V
OUT ´(V
- VOUT )
IN max
(
)
5 V x (60 V - 5 V)
=
=
= 0.932 A
V
´LO ´ fSW
60 V x 8.2 mH x 600 kHz
IN max
(
)
spacer
2
æ
ö
2
V
´ V
- V
OUT
(
OUT
)
æ
ç
ç
è
ö
÷
÷
ø
IN max
(
5 V ´ 60 V - 5 V
)
(
)
1
ç
ç
÷
1
2
2
I
=
I
(
+
´
=
3.5 A
(
+
´
= 3.5 A
)
)
OUT
÷
L rms
(
)
12
V
´L ´ f
12
60 V ´ 8.2 mH ´ 600 kHz
O
SW
IN max
(
)
ç
÷
è
ø
(30)
spacer
IL peak = IOUT
IRIPPLE
0.932 A
2
+
= 3.5 A +
= 3.97 A
(
)
2
(31)
8.2.2.4 Output Capacitor
There are three primary considerations for selecting the value of the output capacitor. The output capacitor
determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in
load current. The output capacitance needs to be selected based on the most stringent of these three criteria.
The desired response to a large change in the load current is the first criteria. The output capacitor needs to
supply the increased load current until the regulator responds to the load step. The regulator does not respond
immediately to a large, fast increase in the load current such as transitioning from no load to a full load. The
regulator usually needs two or more clock cycles for the control loop to sense the change in output voltage and
adjust the peak switch current in response to the higher load. The output capacitance must be large enough to
24
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
supply the difference in current for 2 clock cycles to maintain the output voltage within the specified range.
Equation 32 shows the minimum output capacitance necessary, where ΔIOUT is the change in output current, ƒsw
is the regulators switching frequency and ΔVOUT is the allowable change in the output voltage. For this example,
the transient load response is specified as a 4% change in VOUT for a load step from 0.875 A to 2.625 A.
Therefore, ΔIOUT is 2.625 A – 0.875 A = 1.75 A and ΔVOUT = 0.04 × 5 = 0.2 V. Using these numbers gives a
minimum capacitance of 29.2 μF. This value does not take the ESR of the output capacitor into account in the
output voltage change. For ceramic capacitors, the ESR is usually small enough to be ignored. Aluminum
electrolytic and tantalum capacitors have higher ESR that must be included in load step calculations.
The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high to
low load current. The catch diode of the regulator can not sink current so energy stored in the inductor can
produce an output voltage overshoot when the load current rapidly decreases. A typical load step response is
shown in Figure 33. The excess energy absorbed in the output capacitor increases the voltage on the capacitor.
The capacitor must be sized to maintain the desired output voltage during these transient periods. Equation 33
calculates the minimum capacitance required to keep the output voltage overshoot to a desired value, where LO
is the value of the inductor, IOH is the output current under heavy load, IOL is the output under light load, Vf is the
peak output voltage, and Vi is the initial voltage. For this example, the worst case load step is from 2.625 A to
0.875 A. The output voltage increases during this load transition and the stated maximum in our specification is
4 % of the output voltage. This makes Vf = 1.04 × 5 = 5.2. Vi is the initial capacitor voltage which is the nominal
output voltage of
5 V. Using these numbers in Equation 33 yields a minimum capacitance of
24.6 μF.
Equation 34 calculates the minimum output capacitance needed to meet the output voltage ripple specification,
where ƒsw is the switching frequency, VORIPPLE is the maximum allowable output voltage ripple, and IRIPPLE is the
inductor ripple current. Equation 34 yields 7.8 μF.
Equation 35 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple
specification. Equation 35 indicates the ESR should be less than 27 mΩ.
The most stringent criteria for the output capacitor is 29.2 μF required to maintain the output voltage within
regulation tolerance during a load transient.
Capacitance de-ratings for aging, temperature and DC bias increases this minimum value. For this example, 2 ×
47-μF, 10-V ceramic capacitors with 5 mΩ of ESR is used. The derated capacitance is 58.3 µF, well above the
minimum required capacitance of 29.2 µF.
Capacitors are generally rated for a maximum ripple current that can be filtered without degrading capacitor
reliability. Some capacitor data sheets specify the root mean square (RMS) value of the maximum ripple current.
Equation 36 can be used to calculate the RMS ripple current that the output capacitor must support. For this
example, Equation 36 yields 269 mA.
2´ DI
2 ´ 1.75 A
OUT
C
>
=
= 29.2 mF
OUT
f
´ DV
600 kHz x 0.2 V
SW
OUT
(32)
2
(OH ) (OL )
2
2.625 A2 - 0.875 A2
I
-
I
(
)
(
)
= 24.6 mF
COUT > LO
x
= 8.2 mH x
2
2
5.2 V2 - 5 V2
V
-
V
I
( ) ( )
(
)
f
(
)
(33)
1
1
1
1
C
>
´
=
x
= 7.8 mF
OUT
8´ f
8 x 600 kHz
25 mV
0.932 A
æ
ç
è
ö
÷
ø
æ
ö
V
SW
ORIPPLE
ç
è
÷
ø
I
RIPPLE
25 mV
0.932 A
(34)
(35)
V
ORIPPLE
R
<
=
= 27 mW
ESR
I
RIPPLE
V
´ V
(
IN max
(
- V
OUT
OUT
)
=
IN max
(
5 V ´ 60 V - 5 V
)
(
)
12 ´ 60 V ´ 8.2 mH ´ 600 kHz
I
=
= 269 mA
COUT(rms)
12 ´ V
´L ´ f
O
SW
)
(36)
25
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
8.2.2.5 Catch Diode
The TPS54360B requires an external catch diode between the SW pin and GND. The selected diode must have
a reverse voltage rating equal to or greater than VIN(max). The peak current rating of the diode must be greater
than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their
low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.
Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of
60-V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the TPS54360B.
For the example design, the B560C-13-F Schottky diode is selected for its lower forward voltage and good
thermal characteristics compared to smaller devices. The typical forward voltage of the B560C-13-F is 0.7 volts
at 5 A.
The diode must also be selected with an appropriate power rating. The diode conducts the output current during
the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input
voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by
the forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher
switching frequencies, the AC losses of the diode need to be taken into account. The AC losses of the diode are
due to the charging and discharging of the junction capacitance and reverse recovery charge. Equation 37 is
used to calculate the total power dissipation, including conduction losses and AC losses of the diode.
The B560C-13-F diode has a junction capacitance of 300 pF. Using Equation 37, the total loss in the diode is
2.58 Watts.
If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a
diode which has a low leakage current and slightly higher forward voltage drop.
2
V
- V
´ I
´ Vf d
OUT
)
IN max
OUT
C
´ f
´
V
IN
+ Vf d
(
IN max
(
(
)
)
j
SW
P =
+
+
=
D
V
2
(
)
2
60 V - 5 V ´ 3.5 A x 0.7 V
)
(
300 pF x 600 kHz x (60 V + 0.7 V)
= 2.58 W
60 V
2
(37)
8.2.2.6 Input Capacitor
The TPS54360B requires a high quality ceramic type X5R or X7R input decoupling capacitor with at least 3 μF of
effective capacitance. Some applications benefit from additional bulk capacitance. The effective capacitance
includes any loss of capacitance due to DC bias effects. The voltage rating of the input capacitor must be greater
than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum
input current ripple of the TPS54360B. The input ripple current can be calculated using Equation 38.
The value of a ceramic capacitor varies significantly with temperature and the DC bias applied to the capacitor.
The capacitance variations due to temperature can be minimized by selecting a dielectric material that is more
stable over temperature. X5R and X7R ceramic dielectrics are usually selected for switching regulator capacitors
because they have a high capacitance to volume ratio and are fairly stable over temperature. The input capacitor
must also be selected with consideration for the DC bias. The effective value of a capacitor decreases as the DC
bias across a capacitor increases.
For this example design, a ceramic capacitor with at least a 60-V voltage rating is required to support the
maximum input voltage. Common standard ceramic capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16 V, 25
V, 50 V, or 100 V. For this example, two 2.2-μF, 100-V capacitors in parallel are used. Table 2 shows several
choices of high voltage capacitors.
The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be
calculated using Equation 39. Using the design example values, IOUT = 3.5 A, CIN = 4.4 μF, ƒsw = 600 kHz, yields
an input voltage ripple of 331 mV and an RMS input ripple current of 1.72 A.
V
- V
OUT
)
= 3.5 A
(
IN min
(
8.5 V - 5 V
)
V
(
)
5 V
OUT
I
= I
x
x
´
= 1.72 A
OUT
CI rms
(
)
V
V
8.5 V
8.5 V
IN min
(
IN min
(
)
)
(38)
26
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
I
´ 0.25
3.5 A ´ 0.25
OUT
DV
=
=
= 331 mV
IN
C
´ f
4.4 mF ´ 600 kHz
IN
SW
(39)
Table 2. Capacitor Types
VALUE (μF)
1 to 2.2
1 to 4.7
1
EIA SIZE
VOLTAGE
100 V
50 V
DIALECTRIC
COMMENTS
1210
GRM32 series
100 V
50 V
1206
2220
2225
1812
1210
1210
1812
GRM31 series
VJ X7R series
1 to 2.2
1 to 1.8
1 to 1.2
1 to 3.9
1 to 1.8
1 to 2.2
1.5 to 6.8
1 to 2.2
1 to 3.3
1 to 4.7
1
50 V
100 V
50 V
100 V
100 V
50 V
X7R
C series C4532
C series C3225
100 V
50 V
50 V
100 V
50 V
X7R dielectric series
1 to 4.7
1 to 2.2
100 V
8.2.2.7 Bootstrap Capacitor Selection
A 0.1-μF ceramic capacitor must be connected between the BOOT and SW pins for proper operation. A ceramic
capacitor with X5R or better grade dielectric is recommended. The capacitor must have a 10 V or higher voltage
rating.
8.2.2.8 Undervoltage Lockout Set Point
The undervoltage lockout (UVLO) can be adjusted using an external voltage divider on the EN pin of the
TPS54360B. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power
down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start
switching once the input voltage increases above 8 V (UVLO start). After the regulator starts switching, it should
continue to do so until the input voltage falls below 6.25 V (UVLO stop).
Programmable UVLO threshold voltages are set using the resistor divider of RUVLO1 and RUVLO2 between VIN and
ground connected to the EN pin. Equation 4 and Equation 5 calculate the resistance values necessary. For the
example application, a 523 kΩ between VIN and EN (RUVLO1) and a 84.5 kΩ between EN and ground (RUVLO2
)
are required to produce the 8-V and 6.25-V start and stop voltages.
V
- V
STOP
8 V - 6.25 V
START
R
=
=
= 515 kW
UVLO1
I
3.4 mA
HYS
(40)
V
1.2 V
8 V - 1.2 V
ENA
R
=
=
= 84.5 kW
UVLO2
V
- V
ENA
START
+1.2 mA
+ I
1
523 kW
R
UVLO1
(41)
Copyright © 2018, Texas Instruments Incorporated
27
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
8.2.2.9 Output Voltage and Feedback Resistors Selection
The voltage divider of R5 and R6 sets the output voltage. For the example design, 10.2 kΩ was selected for R6.
Using Equation 3, R5 is calculated as 53.5 kΩ. The nearest standard 1% resistor is 53.6 kΩ. Due to the input
current of the FB pin, the current flowing through the feedback network should be greater than 1 μA to maintain
the output voltage accuracy. This requirement is satisfied if the value of R6 is less than 800 kΩ. Choosing higher
resistor values decreases quiescent current and improves efficiency at low output currents but may also
introduce noise immunity problems.
VOUT - 0.8 V
5 V - 0.8 V
æ
ö
RHS = RLS
x
= 10.2 kW x
= 53.5 kW
ç
÷
0.8 V
0.8 V
è
ø
(42)
8.2.2.10 Minimum VIN
To ensure proper operation of the device and to keep the output voltage in regulation, the input voltage at the
device must be above the value calculated with Equation 43. Using the typical values for the RHS, RDC and VF in
this application example, the minimum input voltage is 5.56 V. The BOOT-SW = 3 V curve in Figure 1 was used
for RDS(on) = 0.12 Ω because the device operates with low drop out. When operating with low dropout, the BOOT-
SW voltage is regulated at a lower voltage because the BOOT-SW capacitor is not refreshed every switching
cycle. In the final application, the values of RDS(on), Rdc and VF used in this equation must include tolerance of the
component specifications and the variation of these specifications at their maximum operating temperature in the
application.
VOUT + VF + Rdc ìIOUT
V
min =
+ RDS on ìIOUT - VF
(
(
)
IN
(
)
0.99
5V + 0.5V + 0.0253Wì3.5A
0.99
V
min =
+ 0.12Wì3.5A - 0.5V = 5.56V
)
IN
(43)
8.2.2.11 Compensation
There are several methods to design compensation for DC/DC regulators. The method presented here is easy to
calculate and ignores the effects of the slope compensation that is internal to the device. Because the slope
compensation is ignored, the actual crossover frequency is lower than the crossover frequency used in the
calculations. This method assumes the crossover frequency is between the modulator pole and the ESR zero
and the ESR zero is at least 10 times greater the modulator pole.
To get started, the modulator pole, ƒp(mod), and the ESR zero, ƒz1 must be calculated using Equation 44 and
Equation 45. For COUT, use a derated value of 58.3 μF. Use equations Equation 46 and Equation 47 to estimate
a starting point for the crossover frequency, ƒco. For the example design, ƒp(mod) is 1912 Hz and ƒz(mod) is 1092
kHz. Equation 45 is the geometric mean of the modulator pole and the ESR zero and Equation 47 is the mean of
modulator pole and the switching frequency. Equation 46 yields 45.7 kHz and Equation 47 gives 23.9 kHz. Use
the lower value of Equation 46 or Equation 47 for an initial crossover frequency. For this example, the target ƒco
is 23.9 kHz.
Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a
compensating zero. A capacitor in parallel to these two components forms the compensating pole.
IOUT max
(
)
3.5 A
fP mod
=
=
2´ p´ VOUT ´ COUT 2 ´ p ´ 5 V ´ 58.3 mF
= 1912 Hz
(
)
(44)
1
1
f
=
=
= 1092 kHz
Z mod
(
)
2´ p´R
´ C
2 ´ p ´ 2.5 mW ´ 58.3 mF
ESR
OUT
(45)
(46)
f
=
f
f
=
1912 Hz x 1092 kHz = 45.7 kHz
co
p(mod) x z(mod)
f
600 kHz
SW
f
=
f
=
1912 Hz x
= 23.9 kHz
co
p(mod) x
2
2
(47)
To determine the compensation resistor, R4, use Equation 48. Assume the power stage transconductance,
gmps, is 12 A/V. The output voltage, VO, reference voltage, VREF, and amplifier transconductance, gmea, are 5
V, 0.8 V and 350 μA/V, respectively. R4 is calculated to be 13 kΩ which is a standard value. Use Equation 49 to
set the compensation zero to the modulator pole frequency. Equation 49 yields 6404 pF for compensating
capacitor C5. 6800 pF is used for this design.
28
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
æ
ç
è
ö
÷
ø
æ 2´ p´ f ´ C
ö
÷
ø
V
OUT
æ
ç
è
ö
÷
ø
2´ p´ 23.9 kHz ´ 58.3 mF
12 A / V
5V
æ
ö
co
OUT
R4 =
C5 =
x
=
x
= 13 kW
ç
ç
÷
gmps
V
x gmea
0.8 V x 350 mA / V
è
ø
è
REF
(48)
1
1
=
= 6404 pF
2´ p´R4 x f
2´ p´13 kW x 1912 Hz
p(mod)
(49)
A compensation pole can be implemented if desired by adding capacitor C8 in parallel with the series
combination of R4 and C5. Use the larger value calculated from Equation 50 and Equation 51 for C8 to set the
compensation pole. The selected value of C8 is 39 pF for this design example.
C
x R
ESR
58.3 mF x 2.5 mW
OUT
C8 =
=
= 11.2 pF
R4
13 kW
(50)
(51)
1
1
C8 =
=
= 40.8 pF
R4 x f sw x p
13 kW x 600 kHz x p
8.2.2.12 Discontinuous Conduction Mode and Eco-mode Boundary
With an input voltage of 12 V, the power supply enters discontinuous conduction mode when the output current
is less than 300 mA. The power supply enters Eco-mode when the output current is lower than 24 mA. The input
current draw is 270 μA with no load.
8.2.2.13 Power Dissipation Estimate
The following formulas show how to estimate the TPS54360B power dissipation under continuous conduction
mode (CCM) operation. Do not use these equations if the device is operating in discontinuous conduction mode
(DCM).
The power dissipation of the IC includes conduction loss (PCOND), switching loss (PSW), gate drive loss (PGD) and
supply current (PQ). Example calculations are shown with the 12-V typical input voltage of the design example.
æ
ç
è
ö
÷
ø
V
5 V
2
2
OUT
P
=
I
´ R
´
= 3.5 A ´ 92 mW ´
= 0.47 W
(
)
COND
OUT
DS on
( )
V
12 V
IN
(52)
(53)
(54)
(55)
spacer
P
= V ´ f
´I
´ t
= 12 V ´ 600 kHz ´ 3.5 A ´ 4.9 ns = 0.123 W
rise
SW
IN
SW
OUT
spacer
P
= V ´ Q ´ f
= 12 V ´ 3nC´ 600 kHz = 0.022 W
SW
GD
IN
G
spacer
P
= V ´ I = 12 V ´ 146 mA = 0.0018 W
IN Q
Q
Where:
IOUT
is the output current (A).
RDS(on)
VOUT
VIN
is the on-resistance of the high-side MOSFET (Ω).
is the output voltage (V).
is the input voltage (V).
ƒsw
trise
QG
is the switching frequency (Hz).
is the SW pin voltage rise time and can be estimated by trise = VIN x 0.16ns/V + 3.0ns.
is the total gate charge of the internal MOSFET.
is the operating nonswitching supply current.
IQ
Copyright © 2018, Texas Instruments Incorporated
29
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
Therefore,
P
= P
+ P
+ P + P = 0.47 W + 0.123 W + 0.022 W + 0.0018 W = 0.616 W
TOT
COND
SW GD Q
(56)
(57)
For given TA,
T = T + R ´P
TOT
J
A
TH
For given TJMAX = 150°C
TA max = TJ max - RTH ´PTOT
(
)
(
)
(58)
Where:
Ptot
TA
is the total device power dissipation (W).
is the ambient temperature (°C).
TJ
is the junction temperature (°C).
RTH
is the thermal resistance of the package (°C/W).
is maximum junction temperature (°C).
is maximum ambient temperature (°C).
TJMAX
TAMAX
There are additional power losses in the regulator circuit due to the inductor AC and DC losses, the catch diode
and PCB trace resistance impacting the overall efficiency of the regulator.
30
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
8.2.3 Application Curves
V
IN
C4: I
OUT
C4
C3: V
OUT
ac coupled
C3
VOUT -5 V offset
Time = 5 ms/div
Time = 100 ms/div
Figure 34. Line Transient (8 V to 40 V)
Figure 33. Load Transient
C1: V
IN
C1: V
IN
C1
C2
C2: EN
C1
C2
C2: EN
C3: V
OUT
C3: V
OUT
C3
C3
Time = 2 ms/div
Time = 2 ms/div
Figure 35. Start-up With VIN
Figure 36. Start-up With EN
C1: SW
C1: SW
C1
C1
C4
C4: I
L
C4: I
L
I
= 3.5 A
I
= 100 mA
OUT
OUT
C3: V
ac coupled
OUT
C3: V
ac coupled
OUT
C3
C3
C4
Time = 2 ms/div
Time = 2 ms/div
Figure 37. Output Ripple CCM
Figure 38. Output Ripple DCM
Copyright © 2018, Texas Instruments Incorporated
31
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
C1: SW
C1: SW
C1
C1
C4: I
L
C4: I
L
C4
I
= 3.5 A
OUT
C3: V
OUT
ac coupled
C3: V
IN
ac coupled
C3
C3
C4
No Load
Time = 2 ms/div
Time = 2 ms/div
Figure 39. Output Ripple PSM
Figure 40. Input Ripple CCM
C1: SW
C1: SW
C1
C4
C3
C4: I
L
C4
C3
C4: I
L
I
= 100 mA
OUT
C3: V
IN
ac coupled
C3: V
ac coupled
OUT
V
V
= 5.5 V
= 5 V
IN
No Load
EN Floating
OUT
Time = 2 ms/div
Time = 20 ms/div
Figure 41. Input Ripple DCM
Figure 42. Low Dropout Operation
100
90
100
90
V
= 5V, fsw = 600 kHz
OUT
80
70
60
50
40
30
20
10
0
80
70
60
50
40
30
20
10
0
V
= 5V, fsw = 600 kHz
OUT
36Vin
36Vin
48Vin
60Vin
8Vin
12Vin
8Vin
48Vin
60Vin
12Vin
24Vin
24Vin
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
0.001
0.01
0.1
1
I
- Output Current - A
I
- Output Current - A
O
O
Figure 43. Efficiency vs Load Current
Figure 44. Light Load Efficiency
32
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
100
90
100
90
V
= 3.3V, fsw = 300 kHz
OUT
80
70
60
50
40
30
20
10
80
70
60
50
40
30
20
10
0
V
= 3.3V, fsw = 300 kHz
OUT
36Vin
48Vin
60Vin
36Vin
48Vin
8Vin
8Vin
12Vin
24Vin
12Vin
24Vin
60Vin
0
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
0.001
0.01
0.1
1
I
- Output Current - A
I - Output Current - A
O
O
Figure 45. Efficiency vs Load Current
Figure 46. Light Load Efficiency
180
1
60
40
V
= 12V, V
= 5V,
OUT
IN
fsw = 600 kHz
0.8
Phase
120
60
0
0.6
0.4
0.2
0
20
Gain
0
-0.2
0.4
-0.6
-0.8
-1
6- 0
-20
V
V
I
= 12V,
IN
-120
-180
-40
-60
= 5V,
OUT
= 3.5A
OUT
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
10
100
1000
10000
100000
1000000
I
- Output Current - A
Frequency - Hz
O
Figure 47. Overall Loop Frequency Response
Figure 48. Regulation vs Load Current
0.5
0.4
V
= 5V,
OUT
fsw = 600 kHz, I
= 3.5A
OUT
0.3
0.2
0.1
0
-0.1
0.2
-0.3
-0.4
-0.5
0
5
10
15
20
25 30 35 40 45
50 55
60
V
- Input Voltage - V
IN
Figure 49. Regulation vs Input Voltage
Copyright © 2018, Texas Instruments Incorporated
33
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
8.3 Other Applications
8.3.1 Inverting Power
The TPS54360B can be used to convert a positive input voltage to a negative output voltage. Idea applications
are amplifiers requiring a negative power supply. For a more detailed example, see Create an Inverting Power
Supply from a Step-Down Regulator.
VIN
+
Cin
Cboot
Lo
BOOT
GND
VIN
SW
Cd
TPS54360B
R1
R2
+
GND
Co
FB
VOUT
EN
COMP
RT/CLK
RT
Rcomp
Cpole
Czero
Copyright © 2018, Texas Instruments Incorporated
Figure 50. TPS54360B Inverting Power Supply
8.3.2 Split-Rail Power Supply
The TPS54360 can be used to convert a positive input voltage to a split rail positive and negative output voltage
by using a coupled inductor. Idea applications are amplifiers requiring a split rail positive and negative voltage
power supply. For a more detailed example see Create a Split-Rail Power Supply with a Wide Input Voltage
Buck Regulator.
34
Copyright © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
Other Applications (continued)
VIN
+
VOPOS
Cin
GND
Cboot
+
Copos
GND
BOOT
VIN
SW
Cd
TPS54360B
R1
R2
+
GND
Coneg
VONEG
FB
EN
COMP
RT/CLK
RT
Rcomp
Cpole
Czero
Copyright © 2018, Texas Instruments Incorporated
Figure 51. TPS54360B Split Rail Power Supply
9 Power Supply Recommendations
The device is designed to operate from an input voltage supply range between 4.5 V and 60 V. This input supply
must be well regulated. If the input supply is located more than a few inches from the TPS54360B converter
additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A 100-μF electrolytic
capacitor is a typical choice
Copyright © 2018, Texas Instruments Incorporated
35
TPS54360B
ZHCSJ43 –DECEMBER 2018
www.ti.com.cn
10 Layout
10.1 Layout Guidelines
Layout is a critical portion of good power supply design. There are several signal paths that conduct fast
changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise
or degrade performance.
•
To reduce parasitic effects, bypass the VIN pin to ground with a low ESR ceramic bypass capacitor with X5R
or X7R dielectric.
•
Take care to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode
of the catch diode.
•
•
Tie the GND pin directly to the power pad under the IC and the PowerPAD.
Connect the PowerPAD to internal PCB ground planes using multiple vias directly under the device. Route
the SW pin to the cathode of the catch diode and to the output inductor.
•
Because the SW connection is the switching node, the catch diode and output inductor must be located close
to the SW pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
•
•
For operation at full rated load, the top-side ground area must provide adequate heat dissipating area.
The RT/CLK pin is sensitive to noise so place the RT resistor as close as possible to the IC and routed with
minimal lengths of trace.
•
•
The additional external components can be placed approximately as shown.
Acceptable performance can be attained with alternate PCB layouts; however, this layout has been shown to
produce good results and is meant as a guideline.
10.2 Layout Example
Vout
Output
Capacitor
Output
Inductor
Topside
Ground
Area
Route Boot Capacitor
Catch
Diode
Trace on another layer to
provide wide path for
topside ground
Input
Bypass
Capacitor
BOOT
VIN
SW
GND
COMP
FB
Vin
EN
UVLO
RT/CLK
Compensation
Network
Adjust
Resistor
Divider
Resistors
Frequency
Thermal VIA
Signal VIA
Set Resistor
Figure 52. PCB Layout Example
10.2.1 Estimated Circuit Area
Boxing in the components in the design of Figure 32 the estimated printed circuit board area is 1.025 in2 (661
mm2). This area does not include test points or connectors.
36
版权 © 2018, Texas Instruments Incorporated
TPS54360B
www.ti.com.cn
ZHCSJ43 –DECEMBER 2018
11 器件和文档支持
11.1 器件支持
11.1.1 第三方产品免责声明
TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类
产品或服务单独或与任何 TI 产品或服务一起的表示或认可。
11.1.2 使用 WEBENCH® 工具定制设计方案
请单击此处，使用 TPS54360B 器件并借助 WEBENCH®电源设计器创建定制设计。
1. 首先输入您的 VIN、VOUT 和 IOUT 要求。
2. 使用优化器拨盘可优化效率、封装和成本等关键设计参数并将您的设计与德州仪器 (TI) 的其他可行解决方案进
行比较。
3. WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。
4. 在多数情况下，您还可以：
–
–
–
–
运行电气仿真，观察重要波形以及电路性能
运行热性能仿真，了解电路板热性能
将定制原理图和布局方案导出至常用 CAD 格式
打印设计方案的 PDF 报告并与同事共享
5. 有关 WEBENCH 工具的详细信息，请访问 www.ti.com.cn/WEBENCH。
11.2 接收文档更新通知
要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产
品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。
11.3 社区资源
下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，
并且不一定反映 TI 的观点；请参阅 TI 的 《使用条款》。
TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在
e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。
设计支持
TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。
11.4 商标
Eco-mode。, PowerPAD, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.5 静电放电警告
这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损
伤。
12 机械、封装和可订购信息
以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且
不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。
版权 © 2018, Texas Instruments Incorporated
37
重要声明和免责声明
TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资
源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示
担保。
所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、
验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用
所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI或任何第三方的知识产权授权
许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。
TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约
束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。IMPORTANT NOTICE
邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
TPS54360BDDA
TPS54360BDDAR
ACTIVE SO PowerPAD
ACTIVE SO PowerPAD
DDA
DDA
8
8
75
RoHS & Green
NIPDAUAG
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
-40 to 150
-40 to 150
54360C
54360C
2500 RoHS & Green
NIPDAUAG
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
Addendum-Page 2
重要声明和免责声明
TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资
源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示
担保。
所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、
验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用
所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI或任何第三方的知识产权授权
许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。
TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约
束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。IMPORTANT NOTICE
邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司
相关型号：
TPS54360BQDDAQ1
具有 Eco-mode™ 的汽车类、60V 输入、3.5A、降压直流/直流转换器 | DDA | 8 | -40 to 125Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54360BQDDARQ1
具有 Eco-mode™ 的汽车类、60V 输入、3.5A、降压直流/直流转换器 | DDA | 8 | -40 to 125Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54360DDA
60 V Input, 3.5 A, Step Down DC-DC Converter with Eco-modeâ¢Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54360DDAR
60 V Input, 3.5 A, Step Down DC-DC Converter with Eco-modeâ¢Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54360_1212
60 V Input, 3.5 A, Step Down DC-DC Converter with Eco-modeâ¢Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54361
具有软启动和 Eco-Mode™ 的 4.5 至 60V 输入 3.5A 降压直流/直流转换器Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54361-Q1
具有软启动功能的 4.5V 至 60V 输入、3.5A、降压直流/直流转换器Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54361DPRR
具有软启动和 Eco-Mode™ 的 4.5 至 60V 输入 3.5A 降压直流/直流转换器 | DPR | 10 | -40 to 85Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54361DPRT
具有软启动和 Eco-Mode™ 的 4.5 至 60V 输入 3.5A 降压直流/直流转换器 | DPR | 10 | -40 to 85Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54361QDPRRQ1
具有软启动功能的 4.5V 至 60V 输入、3.5A、降压直流/直流转换器 | DPR | 10 | -40 to 125Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54361QDPRTQ1
具有软启动功能的 4.5V 至 60V 输入、3.5A、降压直流/直流转换器 | DPR | 10 | -40 to 125Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS54362
3A, 60V STEP DOWN DC/DC CONVERTER WITH LOW IqWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
©2020 ICPDF网 联系我们和版权申明