TPS54362-HT [TI]
具有低 IQ 的 1A、48V 压降直流/直流转换器;
| 型号： | TPS54362-HT |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有低 IQ 的 1A、48V 压降直流/直流转换器 转换器 |
| 文件： | 总34页 (文件大小：1087K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
具有低 Iq 的 1A，48V 降压 DC/DC 转换器
查询样品: TPS54362-HT
1
特性
2
•
在工作电压范围为 3.6V 至 48V 时可耐受高达 60V
的瞬态电压
•
•
场效应晶体管 (FET) 的短路和过流保护
封装：20 引脚散热薄型小外形尺寸封装 (HTSSOP)
•
带有外部组件（L 和 C）的异步开关模式稳压器，
负载电流高达 1A（最大值）
PowerPAD™
应用范围
•
•
•
•
•
•
•
0.8V±1.5% 电压基准
•
•
潜孔钻孔
高温环境
200kHz 至 2.2MHz 开关频率
针对开/关状态的高压容限启用输入
启用周期上的软启动
支持极端温度环境下的应用
内部电源开关上的转换率控制
用于同步的外部时钟输入
•
•
•
•
•
•
•
•
受控基线
一个组装和测试场所
一个制造场所
轻输出负载期间（静态电流典型值 = 65μA）的脉
冲跳跃模式 (PFM)（LPM 运行）
支持极端（-55°C 至 175°C）温度范围
延长的产品生命周期
延长的产品变更通知
产品可追溯性
•
•
•
•
•
•
宽带误差放大器的外部补偿
内部欠电压闭锁 UVLO
可编程复位加电延迟
针对快速负瞬态的复位功能滤波时间
可编程过压输出监控
德州仪器 （TI） 高温产品利用高度优化的硅（芯
片）解决方案，此解决方案对设计和制造工艺进行
了提升以在扩展的温度范围内大大地提高性能。
可编程欠电压输出监视，确保当输出低于设置的阈
值时复位
•
开关电流限制保护
说明
TPS54362 是一款具有电压监控器的降压开关模式电源。 集成输入电压线路前馈拓扑结构改进了电压模式降压稳压
器的线路瞬态稳压。 此稳压器有一个逐周期电流限制。 无负载情况下的脉冲跳跃模式运行将电源电流减少至
65μA。 通过使用使能引脚，可将关断电源电流减少至 1μA。
当标称输出下降至低于外部电阻分压器网络设定的阀值时，一个开漏复位信号对此情况进行显示。 输出电压启动斜
坡由一个软启动电容器控制。 当输入电源斜坡低至 2.6V 时，一个内部欠压关断被激活。
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
PowerPAD is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2012, Texas Instruments Incorporated
English Data Sheet: SLVSBI9
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
VIN
LPM
VIN
EN
95%
90%
85%
80%
75%
70%
90%
85%
80%
Supply
Rslew
SS
Rslew = 5kW
Rslew = 35kW
V
= 6 V
IN
SYNC
nRST
RT
TPS54362
VReg
BOOT
V
= 20 V
IN
75%
70%
PH
Vreg
V
= 12 V,
VReg = 5 V,
Fsw = 500 kHz,
L = 22 mH
IN
VReg = 5 V,
Fsw = 500 kHz,
L = 22 mH
Cdly
GND
C
= 100 mF
VSENSE
COMP
O
65%
60%
C
T
= 100 mF,
= 25oC
Rslew = 5 kW,
= 25oC
65%
60%
O
T
A
A
RST_TH
OV_TH
0
0.5
1
1.5
2
2.5
3
0
0.5
1
1.5
2
2.5
3
I
- Load Current - A
I
- Load Current - A
L
L
(1) 对于 175°C 应用，负载电流被限制在 1A。
2
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION(1)
TJ
PACKAGE
PART NUMBER
TOP-SIDE MARKING
–55°C to 175°C
PWP
TPS54362HPWP
54632H
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
ABSOLUTE MAXIMUM RATINGS(1)
VALUE
–0.3 to 60
–0.3 to 60
–0.3 to 20
–0.3 to 5.5
–0.3 to 5.5
–0.3 to 5.5
–0.3 to 5.5
–0.3 to 5.5
–0.3 to 65
–0.3 to 60
-2 for 30 ns
-1 for 200 ns
-0.85 at TA= -55°C
-0.5 at TA= 175°C
–0.3 to 5.5
–0.3 to 5.5
–0.3 to 8
UNIT
EN
V
VIN
VReg
LPM
Input voltage
OV_TH
RST_TH
SYNC
VSENSE
BOOT
PH
Output voltage
V
RT
RST
Cdly
SS
–0.3 to 8
COMP
–0.3 to 7
Temperature
Operating virtual junction temperature range, TJ
Storage temperature range, TS
–55 to 185
–55 to 185
2
°C
°C
kV
(2)
Electrostatic discharge HBM
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages
are with respect to ground.
(2) The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin
Copyright © 2012, Texas Instruments Incorporated
3
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
RECOMMENDED OPERATING CONDITIONS
MIN
3.6
0.9
0.9
3.6
3.6
0
MAX
UNIT
V
VI
Unregulated Buck supply input voltage (VIN, EN)
Regulator voltage range
48
18
VReg
VReg
V
Power up in Low Power Mode (LPM) or Discontinuous Mode (DCM)
Bootstrap Capacitor (BOOT)
5.5
56
V
V
Switched outputs (PH)
48
V
Logic level inputs (RST, VSENSE, OV_TH, RST_TH, Rslew, SYNC, RT)
Logic level inputs (SS, Cdly, COMP)
Operating junction temperature range(1)
5.25
6.5
175
V
0
V
TJ
–55
°C
(1) This assumes TA = TJ – Power dissipation × θJA (Junction to Ambient).
THERMAL INFORMATION
TPS54362
PWP
20 PINS
37.5
THERMAL METRIC(1)
UNITS
θJA
Junction-to-ambient thermal resistance(2)
Junction-to-case (top) thermal resistance(3)
Junction-to-board thermal resistance(4)
Junction-to-top characterization parameter(5)
Junction-to-board characterization parameter(6)
Junction-to-case (bottom) thermal resistance(7)
θJCtop
θJB
21.4
18.5
°C/W
ψJT
0.5
ψJB
18.2
θJCbot
1.1
(1) 有关传统和新的热 度量的更多信息，请参阅IC 封装热度量应用报告， SPRA953。
(2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的指定，在一个 JEDEC 标准高 K 电路板上进行仿真，从而获得自然 对流条件下的结至环
境热阻。
(3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳（顶部）的热阻。 不存在特定的 JEDEC 标准测试，但 可在 ANSI SEMI 标准 G30-
88 中能找到内容接近的说明。
(4) 按照 JESD51-8 中的说明，通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结板热阻。
(5) 结至顶部特征参数， ψJT，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中 描述的程序从仿真数据中 提取出该参
数以便获得 θJA
(6) 结至电路板特征参数， ψJB，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中 描述的程序从仿真数据中 提取出该
参数以便获得 θJA
。
。
(7) 通过在外露（电源）焊盘上进行冷板测试仿真来获得 结至芯片外壳（底部）热阻。 不存在特定的 JEDEC 标准 测试，但可在 ANSI SEMI
标准 G30-88 中能找到内容接近的说明。
空白
4
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
DC ELECTRICAL CHARACTERISTICS
VIN = 7 V to 48 V, EN = VIN, TJ = –55°C to 175°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
TJ = –40°C to 125°C
TJ = –55°C to 175°C
UNIT
MIN
TYP
MAX
MIN
TYP
MAX
INPUT POWER SUPPLY
Normal mode–Buck mode after initial start up
Low power mode:
3.6
48
3.6
48
VIN
Supply voltage on VIN line
Falling threshold (LPM disabled)
Rising threshold (LPM activated)
High voltage threshold (LPM disabled)
8
8.5
27
8
8.5
27
V
25
30
10
25
30
10
Quiescent current normal
mode
Open loop test – max duty cycle
VIN = 7 V to 48 V
Iq-Normal
5
5
mA
ILOAD < 1 mA, VIN = 12 V
65
75
85
10
4
65
88
98
μA
μA
Quiescent current; low
power mode
Iq-LPM
ILOAD < 1 mA, VIN = 24 V
EN = 0 V, device is OFF, VIN = 24 V
EN = 0 V, device is OFF, VIN = 12 V
5.5
1
8.5
2.5
16
ISD
Shutdown
μA
7.5
TRANSITION TIMES (LOW POWER – NORMAL MODES)(1)
Transition delay between
td1
normal mode to low power
mode
VIN = 12 V, VReg = 5 V, ILOAD = 1 A to 1 mA
VIN = 12 V, VReg = 5 V ILOAD = 1 mA to 1 A
100
5
100
5
μs
μs
Transition delay between
low power mode to normal
mode
td2
SWITCH MODE SUPPLY; VReg
VReg
Regulator output
VSENSE = 0.8 V ref
0.9
18
0.812
500
0.9
18
0.830
600
V
V
VSENSE
RDS(on)
ICL
Feedback voltage
VReg = 0.9 V to 18 V, VIN = 7 V to 48 V
Measured across VIN and PH, ILoad = 500 mA
0.788
0.8
6
0.770
0.8
6
Internal switch resistance
mΩ
Switch current limit cycle by
cycle
VIN = 12 V
4
8
4
8
A
tON-Min
Duty cycle pulse width
100
200
100
200
ns
tOFF-Min
Switch mode frequency
Internal oscillator frequency
Start up condition
Set using external resistor on RT pin
0.2
2.2
10
1
0.2
2.2
22
1
MHz
%
fSW
–10
–22
ISink
ILimit
OV_TH = 0 V, VReg = 10 V
mA
mA
Prevent overshoot
0 V < OV_TH < 0.8 V, VReg = 10 V
80
80
(1) This test is for characterization only
Copyright © 2012, Texas Instruments Incorporated
5
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
DC ELECTRICAL CHARACTERISTICS
VIN = 7 V to 48 V, EN = VIN, TJ = –55°C to 175°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
TJ = –40°C to 125°C
TJ = –55°C to 175°C
UNIT
MIN
TYP
MAX
MIN
TYP
MAX
ENABLE (EN)
VIL
VIH
Low input threshold
High input threshold
0.7
0.7
V
V
1.7
1.7
EN = 60 V
EN = 12 V
100
8
135
15
110
10
200
20
μA
μA
Ilkg
Leakage into EN terminal
RESET DELAY (Cdly)
External capacitor charge
current
IO
EN = high
1.4
1.7
2
2
2.6
1.3
1.7
2
2
2.8
μA
VThreshold
VIL
Switching threshold
Low input threshold
High input threshold
Output voltage in regulation
VIN = 12 V
V
V
0.7
95
0.7
95
VIH
VIN = 12 V
V
Ilkg
Leakage into LPM terminal LPM = 5 V
65
65
μA
RESET OUTPUT (RST)
trdly
POR delay timer
Based on Cdly capacitor, Cdly = 4.7 nF
Check RST output
3.6
0.768
10
7
0.832
35
3.3
0.768
9.3
8
0.832
35
ms
V
RST_TH
tnRSTdly
ISS
Reset threshold for VReg
Filter time
Delay before RST is asserted low
20
50
20
50
μs
μA
Soft-start source current
40
60
40
60
SYNCHRONIZATION (SYNC)(1)
VIL
0.7
0.7
VSYNC
V
VIH
1.7
1.7
Ilkg
Leakage
SYNC = 5 V
65
95
65
95
μA
VIN = 12 V, VReg = 5 V,
fSW < fext < 2 × fSW
SYNC
Input clock
180
2200
180
2200
kHz
External clock to internal
clock
No external clock, VIN = 12 V, VReg = 5 V
32
32
SYNCtrans
μs
Internal clock to external
clock
External clock = 1 MHz, VIN = 12 V,
VReg = 5 V
2.5
2.5
Min duty cycle
Max duty cycle
30
30
SYNCCLK
Rslew
IRslew
%
70
70
Rslew = 50 kΩ
Rslew = 10 kΩ
20
20
μA
100
100
OVERVOLTAGE SUPERVISORS (OV_TH)
Threshold for VReg during
overvoltage
Internal switch is turned OFF
0.768
0.832
0.768
0.832
V
OV_TH
Internal pull down on VReg, with
OV_TH = 1 V
VReg = 5 V
70
70
mA
(1) The SYNC input clock can have a maximum frequency of 2x the programmed clock frequency up to a maximum value of 1.1MHz.
6
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
10000000
1000000
100000
10000
1000
120
140
160
180
200
Operating Junction Temperature ( °C)
(1) See data sheet for absolute maximum and minimum recommended operating conditions.
(2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect
life).
(3) The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the
dominant failure mechanism affecting device wearout for the specific device process and design characteristics.
(4) This device is qualified for 1000 hours of continuous operation at maximum rated temperature.
Figure 1. Electromigration Fail Mode Derating Chart
Copyright © 2012, Texas Instruments Incorporated
7
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
DEVICE INFORMATION
PWP 20-PIN PACKAGE
TOP VIEW
1
20
19
18
17
16
15
14
13
12
11
NC
NC
BOOT
VIN
VIN
2
3
SYNC
LPM
EN
4
PH
VReg
5
6
RT
Rslew
COMP
7
VSENSE
RST_TH
OV_TH
8
RST
Cdly
9
10
GND
SS
PIN FUNCTIONS
PIN
I/O
DESCRIPTION
NAME
NC
NO.
1
NC
NC
I
Connect to ground
Connect to ground
NC
2
SYNC
3
External synchronization clock input to override the internal oscillator clock. An internal pull down
resistor of 62kΩ (typical) is connected to the ground.
LPM
4
I
Low-power mode control using digital input signal. An internal pull down resistor of 62kΩ (typical) is
connected to the ground.
EN
5
6
7
8
I
Enable pin, internally pulled up. Must be externally pulled up or down to enable/disable the device.
External resistor to ground to program the internal oscillator frequency.
RT
O
O
O
Rslew
RST
External resistor to ground to control the slew rate of internal switching FET.
Active low, open drain reset output connected to external bias voltage through a resistor, asserted
high after the device starts regulating.
Cdly
9
O
O
External capacitor to ground to program power on reset delay.
GND
10
Ground pin, must be electrically connected to the exposed pad on the PCB for proper thermal
performance.
SS
11
12
O
I
External capacitor to ground to program soft start time.
OV_TH
Sense input for overvoltage detection on regulated output, an external resisitor network is connected
between VReg and ground to program the overvoltage threshold.
RST_TH
13
I
Sense input for overvoltage detection on regulated output, an external resisitor network is connected
between VReg and ground to program the reset and undervoltage threshold.
VSENSE
COMP
VReg
PH
14
15
16
17
18
19
20
I
O
I
Inverting node of error amplifier for voltage mode control
Error amplifier output to connect external compensation components.
Internal low-side FET to load output during startup or limit overshoot.
Source of the internal switching FET
O
I
VIN
Unregulated input voltage. Pin 18 and pin 19 must be connected externally.
Unregulated input voltage. Pin 18 and pin 19 must be connected externally.
External bootstrap capacitor to PH to drive the gate of the internal switching FET.
VIN
I
BOOT
O
8
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
FUNCTIONAL BLOCK DIAGRAM
BOOT
Rslew
20
7
Bandgap
ref
LPM
VIN
0.8 V ref
0.2 V ref
4
R7
D1
Internal
supply
Internal
Voltage
Rail
19
16
VIN
Vsupply
18
R11
VReg
C1
C3
Gate Drive with
Over-Current Limit
for Internal Switch
5
L
R10
EN
RT
PH
Vreg
C4
17
Selectable
Oscillator
Thermal
Sensor
6
D2
R8
C7
ref
Error
amp
-
R9
R4
R5
VSENSE
SS
SYNC
Cdly
3
9
14
11
+
C5
C8
0.8 V ref
C6
C2
Vreg
15
COMP
RST_ TH
R6
+
-
0.82 V ref
R12
+
-
R1
R2
0.8 V ref
8
13
RST
C10
Voltage
comp
OV_ TH
Reset with
Delay Timer
-
12
GND
+
R3
10
0.8 V ref
C9
Copyright © 2012, Texas Instruments Incorporated
9
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
TYPICAL CHARACTERISTICS
Efficiency Data of Power Supply
FET SWITCHING (SLOW SLEW RATE)
FAST SLEW RATE ON SWITCHING FET
90%
85%
80%
95%
90%
Rslew = 5kW
V
= 6 V
IN
85%
80%
75%
Rslew = 35kW
V
= 20 V
IN
75%
70%
V
= 12 V,
VReg = 5 V,
Fsw = 500 kHz,
L = 22 mH
IN
VReg = 5 V,
Fsw = 500 kHz,
L = 22 mH
70%
65%
60%
C
= 100 mF
O
65%
60%
C
T
= 100 mF,
= 25oC
Rslew = 5 kW,
= 25oC
O
T
A
A
0
0.5
1
1.5
2
2.5
3
0
0.5
1
1.5
2
2.5
3
I
- Load Current - A
I
- Load Current - A
L
L
Figure 2.
Figure 3.
Output Voltage Drop Out
LOAD CURRENT > 100 mA
LOAD CURRENT < 100 mA
7
6.5
6
7
6
5
No Load
10 mA
3 A
5.5
5
4.5
4
200 mA
50 mA
536 mA
4
3
3.5
100 mA
1.4 A
3
Input Voltage Ramp Down Tracking
(Load at 5 V Output and fsw = 500 kHz)
2.5
2
Input Voltage Ramp Down Tracking
(Load at 5 V Output and fsw = 500 kHz)
2
2.5
3
3.5
4
4.5
5
5.5
0
1
2
3
4
5
V
- Output Voltage - V
O
V
- Output Voltage - V
O
(1) Load Current is limited to 1 A for 175°C applications.
(1) Load Current is limited to 1 A for 175°C applications.
Figure 4.
Figure 5.
10
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
TYPICAL CHARACTERISTICS (continued)
OUTPUT VOLTAGE TRACKING
8
V
= 5 V at Free Air
Reg
7
6
5
Start (power up)
Tracking(power down)
4
3
2
1
0
0
0.05
0.1 0.15
- Load Current - A
0.2
I
L
Figure 6.
NOTE
Tracking: The input voltage at which the output voltage drops approximately -0.7 V of the
regulated voltage or for low input voltages (tracking function) over the load range.
Start: The input voltage required to achieve the 5V regulation on power up with the stated
load currents.
LPM, QUIESCENT CURRENT VARIATION
WITH TEMPERATURE
LPM, QUIESCENT CURRENT VARIATION
WITH TEMPERATURE
62
61
60
59
58
57
56
55
54
53
62
61
60
59
58
57
56
55
54
53
52
VI = 12 V
VI = 24 V
52
−55
2
60
118
175
−55
2
60
118
175
Free-Air Temperature (°C)
Free-Air Temperature (°C)
G006
G007
Figure 7.
Figure 8.
Copyright © 2012, Texas Instruments Incorporated
11
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
TYPICAL CHARACTERISTICS (continued)
SHUT DOWN CURRENT
SHUT DOWN CURRENT
3
2
1
0
10
9
8
7
6
5
4
3
2
1
0
VI = 12 V
VI = 24 V
−55
2
60
118
175
−55
2
60
118
175
Free-Air Temperature (°C)
Free-Air Temperature (°C)
G008
G009
Figure 9.
Figure 10.
VOLTAGE DROP ON Rslew FOR CURRENT REFERENCE;
INTERNAL REFERENCE VOLTAGE
(SLEW RATE / Rslew)
1006
801
800
799
798
797
796
795
794
VI = 12 V
1004
1002
1000
998
996
994
−55
2
60
118
175
-40 -20
0
20 40 60 80 100 120 140
- Free-Air Temperature - °C
Free-Air Temperature (°C)
T
A
G010
Figure 11.
Figure 12.
12
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
TYPICAL CHARACTERISTICS (continued)
CURRENT CONSUMPTION WITH TEMPERATURE
5.6
EN = High,
V = 12 V
5.55
I
5.5
5.45
5.4
5.35
5.3
5.25
-50 -30 -10 10 30 50 70 90 110 130 150
T
- Free-Air Temperature - °C
A
Figure 13.
Copyright © 2012, Texas Instruments Incorporated
13
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
OVERVIEW
The TPS54362 is a 60V, 1A dc/dc step down (buck) converter using voltage-control mode scheme. The device
features supervisory function for power-on-rest during system power on. Once the output voltage has exceeded
the threshold set by RST_TH, a delay of 1ms/nF (based on capacitor value on RSTDLY terminal) is invoked
before RST line is released high. Conversely on power down, once the output voltage falls below the same set
threshold, the RST is pulled low only after a de-glitch filter of approximately 20μs (typ) expires. This is
implemented to prevent RST from being triggered due to fast transient line noise on the output supply.
An overvoltage monitor function, is used to limit output voltage to the threshold set by OV_TH. Both the RST_TH
and OV_TH monitoring voltages are set to be a pre-scale of the output voltage, and thresholds based on the
internal bias voltages of the voltage comparators (0.8V typical).
Detection of undervoltage on the output is based on the RST_TH setting and will invoke RST line to be asserted
low. Detection of over-voltage on the output is based on the OV_TH setting and will NOT invoke the RST line to
be asserted low. However, the internal switch is commanded to turn OFF.
In systems where power consumption is critical, low power mode is implemented to reduce the non-switching
quiescent current during light load conditions. The PFM operation is determined when the system enters
discontinuous current mode (DCM) for at least 100μs. The operation of when the device enters discontinuous
mode is dependent on the selection of external components.
DETAILED DESCRIPTION
The TPS54362 is a DC/DC Converter using a voltage-control mode scheme with an input voltage feed-forward
technique. The device can be programmed for a range of output voltages with a wide input voltage range. Below
are details with regard to the pin functionality.
INPUT VOLTAGE
The VIN pin is the input power source for the TPS54362. This pin must be externally protected against voltage
level greater than 60V and reverse battery. In Buck Mode the input current drawn from this pin is pulsed, with
fast rise and fall times. Therefore, this input line requires a filter capacitor to minimize noise. Additionally, for EMI
considerations, an input filter inductor may also be required.
FUNCTION MODE
OPERATING VOLTAGE
FUNCTION
OUTPUT CURRENT CAPABILITY
COMMENTS
RANGE
Optimum performance: VIN/VReg ratios
should always be set such that min required
duty cycle pulse (ton min) >150ns. The min off
time is 250ns for ALL conditions.
VReg = 0.9V to 18V and ILoad Up to 1A;
however, at higher output power the part
is derated for max temperature rating
Buck
3.6V to 48V
OUTPUT VOLTAGE VReg
The output voltage VReg is generated by the converter supplied from the battery voltage VIN and the external
components (L, C). The output is sensed through an external resistor divider and compared with an internal
reference voltage.
The value of the adjustable output voltage in Buck Mode is selectable between 0.9V and 18V by choosing the
external resistors, according to the relationship:
VReg = Vref (1 + R4/R5)
Where R5 and R4 are feedback resistors.
Vref = 0.8V (typical)
(1)
The internal reference voltage has a ±1.5% tolerance. The overall output voltage tolerance will be dependent on
the external feedback resistors. To determine the overall output voltage tolerance, use the following relationship:
tolVReg = tolVref + (R4/(R4 + R5)) × (tolR4 + tolR5
)
(2)
Where R4 and R5 are feedback resistors.
14
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
Vref = 0.8V (typical)
The VReg pin is also internally connected to a load of 100Ω, which is turned ON in the following conditions:
•
During startup conditions, when the device is powered up with no-load, or whenever EN is toggled, the
internal load connected to VReg pin is turned ON for about 100 µs to charge the bootstrap capacitor to
provide gate drive voltage to the switching transistor.
•
During normal operating conditions, when the regulated output voltage exceeds the overvoltage threshold
(preset by external resisitors R1, R2, and R3), the internal load is turned ON, and this pin is pulled down to
bring the regulated output voltage down.
Typically an output capacitor within the range of 10-400μF is used. This terminal will have a filter capacitor with
low ESR characteristics in order to minimize output ripple voltage.
OSCILLATOR FREQUENCY: (RT)
Oscillator frequency is selectable by means of a resistor placed at the RT pin. The switching frequency (Fsw) can
be set in the range 200 kHz – 2200 kHz. In addition, the switching frequency can be imposed externally by a
clock signal (Fext) at the SYNC pin with Fsw < Fext< 2×Fsw. In this case the external clock overrides the
switching frequency determined by the RT pin and the internal oscillator is clocked by the external
synchronization clock.
2000
1800
1600
1400
1200
40 V
1000
24 V
800
8 V
14 V
600
400
200
0
100
200
300
400
500
600
Resistor on RT - kW
Figure 14. Switching Frequency vs Resistor Value
SYNCHRONIZATION (SYNC)
This is an external input signal to synchronize the switching frequency using an external clock signal. The
synchronization input will over-ride the internally fixed oscillator signal. The synchronization signal has to be valid
for approximately 2 clock cycles (pulses) before the transition is made for synchronization with the external
frequency input. If the external clock input does NOT transition low or high for 32μS (typ), the system will default
to the internal clock set by the RT pin. The SYNC input clock can have a maximum frequency of 2X the
programmed clock frequency up to a maximum value of 2.2MHz
ENABLE / SHUTDOWN:(EN)
The Enable pin provides electrical on/off control of the regulator. Once the Enable pin voltage exceeds the
threshold voltage, the regulator starts operation and the internal soft start begins to ramp. If the Enable pin
voltage is pulled below the threshold voltage, the regulator stops switching and the internal soft start resets.
Connecting the pin to ground or to any voltage less than 0.7V disables the regulator and activate the shutdown
mode. This pin must have an external pull up or pull down to change the state of the device.
Copyright © 2012, Texas Instruments Incorporated
15
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
RESET DELAY (Cdly)
The Reset delay pin sets the desired delay time to assert the RESET pin high after the supply has exceeded the
programmed VReg_RST voltage. The delay may be programmed in the range of 2.2ms to 200ms using
capacitors in the range of 2.2nF to 200nF. The delay time is calculated using the following equation:
PORdly = 1ms / nF × C, Where C = capacitor on Cdly pin
(3)
RESET PIN (nRST)
The RESET pin is an open-drain output. The power-on reset output is asserted low until the output voltage
exceeds the programmed VReg_RST voltage threshold and the reset delay timer has expired. Additionally,
whenever the ENABLE pin is low or open, RESET is immediately asserted low regardless of the output voltage.
There is a reset filter timer to prevent reset being invoked due to short negative transients on the output line.
Power On Condition/ Reset Line
Power Down Condition/ Reset Line
VIN
VIN
Css
Css
0.92 x VReg
Set by RST_TH
Terminal
VReg
VReg
Cdly
RST
Cdly
RST
t
delay
20 ms
(Typ-Deglitch Time)
BOOST CAPACITOR (BOOT)
This capacitor provides the gate drive voltage for the Internal MOSFET switch. X7R or X5R grade dielectrics are
recommended due to their stable values over temperature. Boost cap may need to be tweaked lower for low
Vreg and/or high frequencies applications. The cap may need to be tweaked higher for high Vreg and/or low
frequencies applications. (e.g. 100nF for 500kHz/5V and 220n for 500kHz/8V.)
16
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
SOFT START (SS)
On powerup or after a short circuit event , the following conditions are recommended:
1. VIN – VReg > 2.5V
2. Load current < 1A, until RST goes high.
3. In discontinuous mode or LPM (i.e., light loads), in addition to 1), Vreg < 5.5V also applies.
4. Equation 4 should be satisfied. This condition also applies when there is a short circuit on the output.
30 × 10-6
CO
1.55 × Css
50 × 10-6
<
×
D × ILOAD
L
(4)
(5)
Where:
D = VO/VIN duty cycle.
Css = 1 nF to 220 nF, providing the above equations are satisfied.
L is inductance of inductor.
LOW POWER MODE (LPM)
The TPS54362 enters automatically low power mode once the regulation goes into discontinuous mode. The
internal control circuitry for any transition from Low Power Mode to High Power Mode occurs within 5μs (typ). In
low power mode, the converter operates as a hysteretic controller with the threshold limits set by VReg_UV =
0.82 x (R1 + R2 +R3 / (R2 + R3), for the lower limit and ~VReg for the upper limit. To ensure tight regulation in
the low power mode, R2 and R3 values are set accordingly.
The device operates with both automatic and digital controlled low power mode. The digital low power mode can
over-ride the automatic low power mode function by applying the appropriate signal on the LPM terminal. The
part goes into active or normal mode for at least 100μs, whenever RST_TH or VREG_UV is tripped. In active
mode or normal mode, ALL blocks including OV function are enabled.
In LPM mode, OV function is disabled.
Active or Normal Mode: When part is in DCM with LPM=High or in CCM with LPM=High or Low
LPM: When part is in DCM with LPM = Low
Automatic and Digital
LPM high:
device forced normal mode, fixed frequency, even at light load current (part will do
pulse skipping to keep output voltage in regulation at light loads)
LPM low or open:
device will automatically change between normal and low power mode dependent on
load current
BUCK MODE LOW POWER MODE OPERATION
When operating in low power mode (Buck reg), and if the output is shorted to ground, a reset is asserted.
The low power mode operation is initiated once the converter enters discontinuous mode of operation.
EXTERNAL LPM OPERATION
The low power mode (LPM) is active low, if there is an open on this terminal the IC enters the low power mode
(internal pull down).
To allow low power mode operation, the load current has to be low and the LPM terminal is set to ground.
To inhibit low power mode, the microcontroller has to drive the terminal high, and the converter is not in
discontinuous mode of operation.
Part can ONLY power-up in LPM/DCM if, VReg < 5.5V AND VIN-VReg > 2.5V.
In active mode. the part powers-up when VIN > 3.6V (min).
Note: In LPM, the OV_TH circuit is not enabled.
Copyright © 2012, Texas Instruments Incorporated
17
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
Active or Normal Mode: When the device is in CCM or DCM with LPM = High
LPM: When the device is in DCM with LPM = Low
SHORT CIRCUIT PROTECTION
The TPS54362 features an output short-circuit protection. Short-circuit conditions are detected by monitoring the
RST_TH, and when the voltage on this node drops below 0.2V, the switching frequency is decreased and current
limit is folded back to protect the device. The switching frequency is fold back to approximately 25kHz and the
current limit is reduced to 30% of the current limit typical value.
OVERCURRENT PROTECTION
Overcurrent protection is implemented by sensing the current through the NMOS switch FET. The sensed
current is then compared to a current reference level representing the overcurrent threshold limit. If the sensed
current exceeds the overcurrent threshold limit, the overcurrent indicator is set true. The system will ignore the
overcurrent indicator for the leading edge blanking time at the beginning of each cycle to avoid any turn-on noise
glitches.
Once overcurrent indicator is set true, overcurrent protection is triggered. The MOSFET is turned off for the rest
of the cycle after a propagation delay. The overcurrent protection scheme is called cycle-by-cycle current limiting.
If the sensed current continues to increase during cycle-by-cycle current limiting, the temperature of part will start
rising, the TSD will kick in and shut down switching until part cools down.
SLEW RATE CONTROL (Rslew)
This pin controls the switching slew rate of the internal power NMOS. The slew rate will be set by an external
resistor with a slew rate range shown below for rise and fall times. The range of rise time tr = 15ns to 35ns, and
fall time tf = 15ns to 200ns, with Rslew range of 10k to 50k (see plots below).
35
30
25
20
15
10
5
350
300
250
200
150
100
50
14 V
40 V
8 V
24 V
24 V
14 V
8 V
40 V
0
0
10
20
30
40
50
60
70
10
20
30
40
50
60
70
Rslew - Slew Resistor - kW
Rslew - Slew Resistor - kW
Figure 15. FET Rise Time
Figure 16. FET Fall Time
REGULATION VOLTAGE (VSENSE)
This pin is used to program the regulated output voltage based on a resistor feedback network monitoring the VO
output voltage. The selected ratio of R4 to R5 will set the VReg voltage.
RESET THRESHOLD (RST_TH)
This pin is programmable for setting the output accuracy for the low power mode (LPM) to set the undervoltage
monitoring of the regulated output voltage (VReg_UV), and the voltage to initiate a rest output signal
(VReg_RST). The resistor combination of R1 to R3 is used to program the threshold for detection of
undervoltage. Voltage bias on R2 + R3 sets the Reset threshold.
Undervoltage for transient and Low Power Mode Operation:
VReg_UV = 0.82V × (R1 + R2 +R3 / (R2 + R3)
(6)
(7)
Reset Threshold = VReg_RST = 0.8V × (R1 + R2 + R3 / (R2 + R3)
Recommended range: 70% to 92% of the regulation voltage.
18
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
OVERVOLTAGE SUPERVISOR for VReg (OV_TH)
This pin is programmable to set the overvoltage monitoring of the regulated output voltage. The resistor
combination of R1 to R3 is used to program the threshold for detection of overvoltage. The bias voltage of R3
sets the OV threshold and the output voltage accuracy in hysteretic mode during transient events.
Overvoltage ref = VReg _OV = 0.8V x (R1 +R2 + R3) / (R3),
(8)
Recommended range: 106% to 110% of the regulation voltage
NOISE FILTER ON RST_TH AND OV_TH TERMINALS
There is some noise sensitivity on the RST_TH and OV_TH pins and capacitance is added to filter this noise.
The noise is more pronounced with fast falling edges on the PH pin. So the smaller the Rslew resistor (minimum
recommended value is 10kΩ) the more capacitance may be required on RST_TH and OV_TH. Users should use
the smallest capacitance necessary, because larger values will increase the loop response time and degrade
short circuit protection and transient response. The upper limit is determined by the 2μs maximum time constant
seen on the OVTH/RSTTH when VReg = 0 V (i.e. [R2 + R3]×[C9 + C10] < 2μs). The noise in the RST_TH /
OV_TH resistor chain may change with PCB layout or application set-up, so the RST_TH and/or the OVTH
capacitor may not be needed in all applications. Users can place the footprint and only populate it, if necessary.
Example
VReg
R1 = 36K
R2 = 600
R3 = 6.6k
C4
R1
RST_TH
VReg_RST = 0.8 × (43.2k) /7.2k) = 4.8V
R2
C10
VReg_OV = 0.8 × (43.2k) /6.6k) = 5.24V
OV_TH
R3
C9
Typical cap values for RST_TH/OV_TH caps are between 10 pf to 100 pf range for total resistance on
RSTH/OVTH divider of < 200 kΩ.
OUTPUT TOLERANCES BASED ON MODES OF OPERATION
VReg_OV
VReg (UL)
VReg (LL)
VReg_UV = 0.82 x (R1 + R2 + R3) / (R2 + R3)
VReg_RST = 0.8 x (R1 + R2 + R3) / (R2 + R3)
Load reg/Line reg in
Hysteretic mode
LPM
Active (Normal)
Modes Of Operation
empty paragraph for space between the illustration and table
Copyright © 2012, Texas Instruments Incorporated
19
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
Mode Of Operation
Hysteretic Mode
Low power Mode
Active (Normal)
VO - Lower Limit
0.82V × (R1 + R2 + R3)/(R2 + R3)
0.82V × (R1 + R2 + R3)/(R2 + R3)
VReg – tolVReg
VO – Upper limit
0.8V × (R1+R2+R3)/(R3)
VReg + tolVReg
Comments
Min to max ripple on output
Min to max ripple on output
Min to max ripple on output
VReg + tolVReg
empty paragraph for space between the two tables
Supervisor Thresholds
VO - Typical value
Tolerance
Comments
± (tolVref + (R1 + R2/[R1 + R2 + R3]) ×
Overvoltage threshold
setting
Overvoltage
0.8V × (R1 + R2 + R3)/(R3)
(tolR1 + tolR2 + tolR3
± (tolVref + (R1/[R1 + R2 + R3]) ×
(tolR1 + tolR2 + tolR3
)
Reset
0.8V × (R1 + R2 + R3)/(R2 + R3)
Reset threshold setting
)
Load reg/Line reg in Hysteretic Mode
This mode of operation is when a load or line transient step occurs in the application. The converter will go into a
hysteretic mode of operation until the error amplifier stabilizes and controls the output regulation to a tighter
output tolerance. During the load step the regulator upper threshold is set by the VReg_OV and the lower
threshold is set by the VReg_UV limit.
The converter enters this mode of operation during load or line transient events if the main control loop cannot
respond to regulate within the specified tolerances. The regulator exits this mode once the main control loop
responds.
Internal Undervoltage Lock Out (UVLO)
The IC is enabled on power up once the internal bandgap and bias currents are stabile, this is typically at
VI = 3.4V (min). On power down, the internal circuitry is disabled at VI = 2.6V (max).
Loop Control Frequency Compensation
L
VReg
C8
R6
C5
C7
R9
C
ESR
R4
R5
C4
VSENSE
COMP
V
= 0.8 V
Type
ref
3
Compensation
Figure 17. Type 3 Compensation
Type III Compensation
fc = fsw × 0.1 (the cut off frequency, when the gain is 1 is called the unity gain frequency).
The fc is typically 1/5 to 1/10 of the switching frequency, double pole frequency response due to the LC output
filter
The modulator break frequencies as a function of the output LC filter is derived from Equation 9 and Equation 10.
The LC output filter gives a “Double Pole” which has a –180 degree phase shift
20
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
1
f
=
LC
1/2
2p LC
(
)
O
(9)
The ESR of the output capacitor C gives a “ZERO” that has a 90 degree phase shift
1
fESR
=
(2pCO ´ ESR)
(10)
(11)
(12)
(R4 + R5)
Vreg = Vref ´
R5
(R4 + R5)
Vreg
0.8V
=
R5
The VIN/Vr modulator gain is about 10 for 8V<VIN<50V. Vr is fixed at 1V for VIN<8V and 5V for VIN>48V
Note that the VIN/Vr gain (Amod) is not precise and has a tolerance of about 20%.
VIN
Vramp =
10
æ
ç
è
ö
÷
ø
VIN
Gain(dB) = 20 ´ log
Vramp
(13)
Gain = 20 × Log 10 = 20 dB
(C5 + C8)
fp1 =
2p ´ R6 ´ (C5 ´ C8)
(14)
(15)
(16)
1
fp2 =
fz1 =
fz2 =
2p ´ R9 ´ C7
1
2p ´ R6 ´ C5
1
2p ´ R4 + R9 ´ C7
)
(
(17)
Bode Plot of Converter Gain
Open Loop Error
Amp Gain
f
f
Z1 Z2
f
f
P1 P2
20 log R6(R4+R9)/(R4*R9)
20 log (R6/R4)
20 log (10)
Modulator Gain
Compensation
Gain
Closed Loop Gain
f
f
ESR
LC
f - Frequency - Hz
Copyright © 2012, Texas Instruments Incorporated
21
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
APPLICATION INFORMATION
The following guidelines are recommended for PCB layout of the TPS54362 device.
Input Voltage, VI
8V to 28V
Output Voltage, VO
3.3V ± 2%
Maximum Output Current, IO-max
Transient Response 0.25A to 2.25A load step
Reset Threshold
1.0A
ΔVO = 5%
92% of Output Voltage
106% of Output Voltage
95% of Output Voltage
Overvoltage Threshold
Undervoltage Threshold
SELECTING THE SWITCHING FREQUENCY
The user selects the switching frequency based on the minimum on-time of the internal power switch, the
maximum input voltage and the minimum output voltage and the frequency shift limitations. Equation 18 must be
used to find the maximum frequency for the regulator. The value of the resistor to set on the RT terminal to set
this frequency can be extrapolated from Figure 18.
æ
ç
è
ö
÷
ø
VO- min
V
I- max
fsw - max =
(Hz)
ton-min
(18)
ton-min = 150ns from the DC Electrical Characteristics
fsw-max = 770kHz
Since the oscillator can vary 10%, decrease the frequency by 10%. Further, to keep the switching frequency
outside the AM band, fsw can be selected as 400kHz.
D1
J1
C11
C1
2
1
+
VIN = 8 to 28V
0.1uF
220uF
U1
NC
TPS54362PWP
BOOT
C3
0.1uF
1
2
20
19
18
17
16
15
14
13
12
11
GND
GND
GND
NC
VIN
VIN
V_REG
V_REG
3
L1
22uH
2
SYNC
LPM
EN
R11
4
1
GND
PH
102k
J2
D2
R9
5
VREG
COMP
VSENSE
RST_TH
OV_TH
SS
V_REG
GND
VOUT= 3.3V
IOUT= 2.5A
C12
C4
220uF
2
1
+
R10
R8
260k
C5
430pF
2.15k
R4
6
GND
GND
RT
0.1uF
88.7k
R7
30.1k
2k
7
RSLEW
RST
C8
R6
324K
C7
187k
R12
C2
8
V_REG
GND
V_REG
GND
GND
82pF
360pF
4.7nF
R1
9
CDLY
AGND
73.6k
10
GND
C6
4.7nF
R5
R2
C10
59k
GND
3.48k
15pF
GND
GND
GND
C9
R3
56pF
22.6k
GND
GND
Figure 18.
22
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
Output Inductor Selection (LO)
The minimum inductor value is calculated using Equation 20.
The KIND is the coefficient that represents the amount of inductor ripple current relative to the maximum output
current, using equation 19 the ripple is calculated.
The inductor ripple current is filtered by the output capacitor and so the typical range of this ripple current is in
the range of KIND = 0.2 to 0.3, depending on the ESR and the ripple current rating of the output capacitor. The
minimum inductor value calculated is 14.5μH, choose inductor ≈ 22μH.
IRipple = KIND × IO
(19)
IRipple = 0.2 × 2.5 = 0.5A (peak-to-peak)
Calculate inductor L:
V
- VO × V
(
)
ƒSW × IRipple × V
I-max
O
LO-min
=
(Henries)
I-max
(20)
Where, fSW is the regulator’s switching frequency.
IRipple = Allowable ripple current in the inductor, typically 20% of max IO
The RMS and peak current flowing in Inductor is:
2
(I
)
Ripple
2
I
=
(I ) +
O
(Amps)
L,RMS
12
(21)
(22)
Inductor peak current:
IRipple
IL,pk = IO
+
(Amps)
2
Output Capacitor (CO)
The selection of the output capacitor will determine several parameters in the operation of the converter, the
modulator pole, voltage droop on the out capacitor and the output ripple.
During a load step from no load to full load or changes in the input voltage, the output capacitor must hold up the
output voltage above a certain level for a specified time and NOT issue a reset, until the main regulator control
loop responds to the change. The minimum output capacitance required to allow sufficient droop on the output
voltage with issuing a reset is determined by Equation 24.
The capacitance value determines the modulator pole and the roll off frequency due to the LC output filter double
pole - Equation 9.
The output ripple voltage is a product of the output capacitor ESR and ripple current – Equation 26.
Using Equation 23, the minimum capacitance needed to maintain desired output voltage during high to low load
transition and prevent over shoot is 157μF.
2
)
2
)
L ´
I
-
I
O-min
(
(
O-max
)
(Farads)
(
O-max
CO
=
2
)
2
)
V
(
-
V
(
O-min
(23)
IO - max, is max output current
IO - min is min output current
The difference between the output current max to min is the worst case load step in the system.
VO - max is max tolerance of regulated output voltage
VO - min is the min tolerance of regulated output voltage
Minimum Capacitance needed for transient load response, using Equation 24, yields 53μF.
2 ´ DIO
CO
>
(Farads)
fsw ´ DVO
(24)
23
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
Minimum Capacitance needed for output voltage ripple specification, using Equation 25, yields 1.18μF.
1
1
CO
>
x
(Farads)
8 ´ fsw
æ
ç
ç
è
ö
÷
÷
ø
VO-Ripple
IRipple
(25)
The most critical condition based on the calculations above indicates that the output capacitance has to be a
minimum of 157μF to keep the output voltage in regulation during load transients.
Additional capacitance de-ratings for temperature, aging and dc bias has to be factored, and so a value of 220μF
with ESR calculated using Equation 26 of less than 100mΩ should be used on the output stage.
Maximum ESR of the out capacitor based on output ripple voltage specification.
VO-Ripple
RESR
<
(Ohms)
IRipple
(26)
Output capacitor root mean square (RMS) ripple current. This is to prevent excess heating or failure due to high
ripple currents. This parameter is sometimes specified by the manufacturers.
VO x V
(
- VO
)
(Apms)
I_max
IO_RMS
=
12 x V
x LO x fsw
I_max
(27)
FLYBACK SCHOTTKY DIODE
The TPS54362 requires an external Schottky diode connected between the PH and power ground termination.
The absolute voltage at PH pin should not go beyond the values mentioned in Absolute Maximum Ratings table
on page 2 of this document. The schottky diode conducts the output current during the off state of the internal
power switch. This schottky diode must have a reverse breakdown higher then the maximum input voltage of the
application. A schottky diode is selected for its lower forward voltage. The schottky diode is selected based on
the appropriate power rating, which factors in the DC conduction losses and the AC losses due to the high
switching frequencies; this is determined by Equation 28.
2
æ
ç
ç
ç
è
ö
÷
÷
÷
ø
æ
ç
ö
÷
V - V
(
I
x fsw x CJ
V
I_max - VO x I x Vfd
)
)
(
fd
O
Pdiode
=
+
(Watts)
ç
÷
V
2
I- max
è
ø
(28)
Where:
Vfd = forward conducting voltage of Schottky diode
Cj = junction capacitance of the Schottky diode
The recommended part numbers are PDS360 and SBR8U60P5.
INPUT CAPACITOR, CI
The requires an input ceramic de-coupling capacitor type X5R or X7R and bulk capacitance to minimize input
ripple voltage. The dc voltage rating of this input capacitance must be greater than the maximum input voltage.
The capacitor must have an input ripple current rating higher than the maximum input ripple current of the
converter for the application; this is determined by Equation 29.
The input capacitors for power regulators are chosen to have reasonable capacitance to volume ratio and fairly
stable over temperature. The value of the input capacitance also determines the input ripple voltage of the
regulator, shown by Equation 30.
V
- VO
(
)
(Amps)
VO
I_min
I
IO
x
x
I_RMS
V
V
I_min
I_min
(29)
(30)
IO-max x 0.25
DV =
I
(Volts)
CI x fsw
24
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
OUTPUT VOLTAGE AND FEEDBACK RESISTOR SELECTION
In the design example, 187kΩ was selected for R4, using Equation 1, R4 is calculated as 59kΩ. To minimize the
effect of leakage current on the VSENSE terminal, the current flowing through the feedback network should be
greater than 5μA in order to maintain output accuracy. Higher resistor values help improve the converter
efficiency at low output currents, but may introduce noise immunity problems.
OVERVOLTAGE RESISTOR SELECTION
Using Equation 8, the value of R3 is determined to set the overvoltage threshold at 1.06 × 3.3V. The total resistor
network from VReg output to ground is approximately 100kΩ (this is R1 + R2 +R3). Then R3 is calculated to be
22.87kΩ. Use the nearest standard value, which is 22.6kΩ. A noise decoupling capacitor may be required on this
terminal to ensure proper operation; the value chosen for this design is 56pF.
RESET THRESHOLD RESISTOR SELECTION
Then using Equation 7 the value of R2 + R3 is calculated, and then knowing R3 from the OV_TH setting, R2 is
determined. The value of R2 + R3 yielded 26.35kΩ, which means R2 is approximately 3.48kΩ. This will set the
reset threshold at 0.92 × 3.3V. A noise decoupling capacitor may be required on this terminal to ensure proper
operation; the value chosen for this design is 15pF. R1 is determined to be 73.6kΩ.
LOW POWER MODE THRESHOLD
To obtain an approximation of the output load current at which the converter is operating in discontinuous mode,
use Equation 31. The values used in the equation for minimum and maximum input voltage will affect the duty
cycle and the overall discontinuous mode load current. With a maximum input voltage of 28V, the output load
current for DCM is 165.8mA, and for minimum input voltage of 8V the DCM mode load current is 111.7mA.
These are nominal values and other factors are not taken into consideration like external component variations
with temperature and aging.
1 - D ´ V
(
)
2 ´ ¦SW ´ L
O
IL_DISCONT = IL_LPM
=
(Amperes) (with ± 30% hysteresis)
(31)
UNDERVOLTAGE THRESHOLD FOR LOW POWER MODE AND LOAD TRANSIENT OPERATION
This threshold is set above the reset threshold to ensure the regulator operates within the specified tolerances
during output load transient of low load to high load and during discontinuous conduction mode. Using
Equation 6 the typical voltage threshold is determined.
In this design, the value for this threshold is 0.95 × 3.3V.
SOFTSTART CAPACITOR
The soft start capacitor determines the minimum time to reach the desired output voltage during a power up
cycle. This is useful when a load requires a controlled voltage slew rate, and helps to limit the current draw from
the input voltage supply line. Equation 4 has to be satisfied in addition to the other conditions stated in the soft
start section of this document. In this design, a 4.7nF capacitor is required to meet these criteria.
BOOTSTRAP CAPACITOR SELECTION
A 0.1μF ceramic capacitor must be connected between the PH and BOOT terminals for the converter to operate
and regulate the desired output voltage. It is recommended to use a capacitor with X5R or better grade dielectric
material, and the voltage rating on this capacitor of at least 25V to allow for derating.
COMPENSATION
Guidelines for Compensation Components
1
2 x p LCO
Make the two zeroes close to the double pole (LC), e.g fz1 ≈ fz2 ≈
1. Make first zero below the filter double pole (approx 50% to 75% of fLC
)
2. Make second zero at filter double pole (fLC
)
Copyright © 2012, Texas Instruments Incorporated
25
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
Make the two poles above the cross-over frequency fc,
1. Make first pole at the ESR frequency (fESR
)
2. Make the second pole at 0.5 the switching frequency (0.5 × fsw)
Select R4 = 187kW
(R4 ´ 0.8 )
R5 =
(VO - 0.8)
(32)
(33)
fc ´ Vramp ´ R4
R6 =
(f
´ VI)
LC
Calculate C5 based on placing a zero at 50% to 75% of the output filter double pole frequency.
1
C5 =
p ´ R6 ´ f
LC
(34)
Calculate C8 by placing the first pole at the ESR zero frequency.
C5
C8 =
(2p ´ R6 ´ C5 ´ f
- 1)
ESR
(35)
Set the second pole at 0.5 the switching frequency and also set the second zero at the output filter double pole
frequency.
R4
R9 =
æ
ö
æ
ç
è
ö
fsw
- 1
ç
÷
÷
ç
÷
2 ´ fLC ø
è
ø
(36)
(37)
1
C7 =
p ´ R9 ´ fsw
Calculate the Loop Compensation
DC modulator gain (Amod) = 8 /Vr
Vr = 0.8
Amod (dB) = 20 log (10) = 20 dB
Output filter due to LCO poles and CO ESR zeros from Equation 9 and Equation 10.
fLC = 2.3 kHz for LCO = 22µH, CO = 220µF
fESR = 7.23 kHz for CO = 220µF, ESR = 100mΩ
Choose R4 = 187kΩ
26
Copyright © 2012, Texas Instruments Incorporated
TPS54362-HT
www.ti.com.cn
ZHCSA98 –SEPTEMBER 2012
The poles and zeros for a type III network are calculated using equations Equation 32 to Equation 37.
R5 = 59.8k (use standard value 59k)
R6 = 326.9k (use standard value 324k)
C5 = 425.5pF (use standard value 430pF)
C8 = 79.9pF (use standard value 43pF)
R9 = 2.16k (use standard value 2.15K)
C7 = 367.7pF (use standard value 360pF)
The poles and zeros based on these compensation values can be calculated using Equation 14 to Equation 17.
Power Dissipation
The power dissipation losses are applicable for continuous conduction mode operation (CCM)
æ
ç
è
ö
÷
ø
VO
2
PCON = IO × RDS(on)
´
(Conduction losses)
V
I
(38)
(39)
PSW = 1/2 ´ V ´ IO ´ (tr + tf ) ´ fSW (Switching losses)
I
P
= Vdrive ´ Qg ´ fsw (Gate drive losses) where Qg = 1 ´ 10-9 (nC)
Gate
(40)
(41)
(42)
P
= V ´ Iq-normal (Supply losses)
I
IC
PTotal = PCON + PSW + PGate + P (Watts)
IC
Where:
VO = Output voltage
VI = Input voltage
IO = Output current
tr = FET switching rise time (tr max = 40ns)
tf = FET switching fall time
Vdrive = FET gate drive voltage (typically Vdrive = 6V and Vdrive max = 8V)
fsw = Switching frequency
For given operating ambient temperature TA
T = T
J
+ Rth ´ P
Total
Amb
(43)
(44)
For a given max junction temperature TJ-Max = 150°C
T
= T - Rth ´ P
J-Max Total
Amb-Max
Where:
PTotal = Total power dissipation (Watts)
TAmb = Ambient Temperature in °C
TJ = Junction Temperature in °C
TAmb-Max = Maximum Ambient Temperature in °C
TJ-Max = Maximum junction temperature in °C
Rth = Thermal resistance of package in (°C/W)
Other factors NOT included in the information above which affect the overall efficiency and power losses are
Inductor ac and dc losses.
Trace resistance and losses associated with the copper trace routing connection
Flyback catch diode
The output current rating for the regulator may have to be derated for ambient temperatures above 85°C. The
de-rate value will depend on calculated worst case power dissipation and the thermal management
implementation in the application.
Copyright © 2012, Texas Instruments Incorporated
27
TPS54362-HT
ZHCSA98 –SEPTEMBER 2012
www.ti.com.cn
LAYOUT
The following guidelines are recommended for PCB layout of the TPS54362 device.
INDUCTOR
Use a low EMI inductor with a ferrite type shielded core. Other types of inductors may be used; however, they
must be low EMI characteristics and located away from the low power traces and components in the circuit.
INPUT FILTER CAPACITORS
Input ceramic filter capacitors should be located in the close proximity of the VIN terminal. Surface mount
capacitors are recommended to minimize lead length and reduce noise coupling.
FEEDBACK
Route the feedback trace such that there is minimum interaction with any noise sources associated with the
switching components. Recommended practice is to ensure the inductor is placed away from the feedback trace
to prevent EMI noise source.
TRACES AND GROUND PLANE
All power (high current) traces should be thick and short as possible. The inductor and output capacitors should
be as close to each other as possible. This will reduce EMI radiated by the power traces due to high switching
currents.
In a two sided PCB, it is recommended to have ground planes on both sides of the PCB to help reduce noise
and ground loop errors. The ground connection for the input and output capacitors and IC ground should be
connected to this ground plane.
In a multilayer PCB, the ground plane is used to separate the power plane (high switching currents and
components are placed) from the signal plane (where the feedback trace and components are) for improved
performance.
Also, arrange the components such that the switching current loops curl in the same direction. Place the high
current components such that during conduction the current path is in the same direction. This will prevent
magnetic field reversal caused by the traces between the two half cycles, helping to reduce radiated EMI.
Output
Capacitor
Topside Supply Area
Ground
Input Capacitor
Plane
Output
Inductor
Catch Diode
NC
NC
BOOT
VIN
VIN
SYNC
LPM
EN
PH
VReg
Compensation Network
Supervisor Network
RT
COMP
VSENSE
RST_TH
OV_TH
SS
Rslew
RST
Resistor
Divider
Cdly
GND
Signal via to
Ground Plane
Topside Ground Area
Thermal Via
Signal Via
Figure 19. PCB Layout Example
28
Copyright © 2012, Texas Instruments Incorporated
PACKAGE OPTION ADDENDUM
www.ti.com
24-Feb-2022
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
TPS54362HPWP
ACTIVE
HTSSOP
PWP
20
70
RoHS & Green
NIPDAU
Level-4-260C-72 HR
-55 to 175
54362H
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPS54362-HT :
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
24-Feb-2022
Automotive : TPS54362-Q1
•
NOTE: Qualified Version Definitions:
Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
•
Addendum-Page 2
重要声明和免责声明
TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，
不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担
保。
这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验
证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。
您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成
本、损失和债务，TI 对此概不负责。
TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改
TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE
邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022，德州仪器 (TI) 公司
相关型号：
©2020 ICPDF网 联系我们和版权申明