TPS77033QDBVRQ1

更新时间:2024-09-18 15:11:14
品牌:TI
描述:Automotive Catalog Single Output LDO, 50mA, Adj.(1.2 to 5.5V), Low Quiescent Current 5-SOT-23 -40 to 125

TPS77033QDBVRQ1 概述

Automotive Catalog Single Output LDO, 50mA, Adj.(1.2 to 5.5V), Low Quiescent Current 5-SOT-23 -40 to 125 线性稳压器IC

TPS77033QDBVRQ1 规格参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOT-23
包装说明:LSSOP, TSOP5/6,.11,37针数:5
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.83
可调性:FIXED最大回动电压 1:0.1 V
标称回动电压 1:0.048 V最大绝对输入电压:13.5 V
最大输入电压:10 V最小输入电压:3.499 V
JESD-30 代码:R-PDSO-G5长度:2.9 mm
最大电网调整率:0.0188%功能数量:1
输出次数:1端子数量:5
工作温度TJ-Max:125 °C工作温度TJ-Min:-40 °C
最大输出电流 1:0.05 A最大输出电压 1:3.399 V
最小输出电压 1:3.201 V标称输出电压 1:3.3 V
封装主体材料:PLASTIC/EPOXY封装代码:LSSOP
封装等效代码:TSOP5/6,.11,37封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
调节器类型:FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR筛选级别:AEC-Q100
座面最大高度:1.45 mm子类别:Other Regulators
表面贴装:YES技术:PMOS
端子形式:GULL WING端子节距:0.95 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
最大电压容差:3%宽度:1.6 mm
Base Number Matches:1

TPS77033QDBVRQ1 数据手册

通过下载TPS77033QDBVRQ1数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。

PDF下载
TPS77033-Q1  
www.ti.com ....................................................................................................................................................... SLVS596CAUGUST 2005REVISED APRIL 2008  
ULTRALOW-POWER 50-mA LOW-DROPOUT LINEAR REGULATORS  
1
FEATURES  
Qualified for Automotive Applications  
DBV PACKAGE  
(TOP VIEW)  
50-mA Low-Dropout Regulator  
Available in a 3.3-V Fixed-Output Voltage  
Only 17-µA Quiescent Current at 50 mA  
1-µA Quiescent Current in Standby Mode  
Dropout Voltage Typically 35 mV at 50 mA  
1
5
OUT  
IN  
GND  
2
3
4
NC/FB  
EN  
–40°C to 125°C Operating Junction  
Temperature Range  
5-Pin SOT-23 (DBV) Package  
DESCRIPTION  
The TPS77033 low-dropout (LDO) voltage regulator offers the benefits of low dropout voltage, ultralow-power  
operation, and miniaturized packaging. This regulator features low dropout voltages and ultralow quiescent  
current compared to conventional LDO regulators. Offered in a 5-terminal small-outline integrated-circuit SOT-23  
package, the TPS77033 series device is ideal for micropower operations and where board space is at a  
premium.  
A combination of new circuit design and process innovation has enabled the usual PNP pass transistor to be  
replaced by a PMOS pass element. Because the PMOS pass element behaves as a low-value resistor, the  
dropout voltage is low and is directly proportional to the load current. Since the PMOS pass element is a  
voltage-driven device, the quiescent current is ultralow (28 µA maximum) and is stable over the entire range of  
output load current (0 mA to 50 mA). Intended for use in portable systems such as laptops and cellular phones,  
the ultralow-dropout voltage feature and ultralow-power operation result in a significant increase in system  
battery operating life.  
The TPS77033 also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current  
to 1 µA typical at TJ = 25°C. The TPS77033 is offered in a 3.3-V fixed-voltage versions.  
AVAILABLE OPTIONS(1)  
TJ  
VOLTAGE  
PACKAGE(2)  
PART NUMBER(3)  
SYMBOL  
–40°C to 125°C  
3.3 V  
SOT-23 – DBV  
TPS77033QDBVRQ1  
PCXI  
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI  
web site at www.ti.com.  
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.  
(3) DBVR indicates tape and reel of 3000 parts.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2005–2008, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
TPS77033-Q1  
SLVS596CAUGUST 2005REVISED APRIL 2008....................................................................................................................................................... www.ti.com  
GROUND CURRENT  
vs  
FREE-AIR TEMPERATURE  
22  
V = 4.3 V  
I
C
O
= 4.7 µF  
21  
20  
19  
18  
I
O
= 50 mA  
I
O
= 0 mA  
17  
16  
15  
−60 −40 −20  
0
20 40 60 80 100 120 140  
T
A
− Free-Air Temperature °C  
FUNCTIONAL BLOCK DIAGRAM  
OUT  
IN  
EN  
Current Limit  
/ Thermal  
Protection  
V
REF  
GND  
2
Submit Documentation Feedback  
Copyright © 2005–2008, Texas Instruments Incorporated  
Product Folder Link(s): TPS77033-Q1  
TPS77033-Q1  
www.ti.com ....................................................................................................................................................... SLVS596CAUGUST 2005REVISED APRIL 2008  
TERMINAL FUNCTIONS  
TERMINAL  
I/O  
DESCRIPTION  
NAME  
GND  
EN  
NO.  
2
Ground  
3
I
I
Enable input  
IN  
1
Input supply voltage  
No connection (fixed options only)  
Regulated output voltage  
NC  
4
OUT  
5
O
Absolute Maximum Ratings(1)  
over operating free-air temperature range (unless otherwise noted)  
UNIT  
–0.3 V to 13.5 V  
–0.3 V to VI + 0.3 V  
7 V  
Input voltage range(2)  
Voltage range at EN  
Voltage on OUT, FB  
Peak output current  
Internally limited  
2 kV  
ESD rating, HBM  
Continuous total power dissipation  
See Dissipation Rating Table  
–40°C to 150°C  
–65°C to 150°C  
4 kV (H2)  
TJ  
Operating virtual junction temperature range  
Storage temperature range  
Tstg  
Human-Body Model (HBM)  
ESD classification per AEC Q100  
Machine Model (MM)  
300 V (M3)  
Charged-Device Model (CDM)  
1500 V (C5)  
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings  
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating  
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
(2) All voltage values are with respect to network ground terminal.  
Dissipation Ratings  
DERATING FACTOR  
ABOVE TA = 25°C  
T
A 25°C  
TA = 70°C  
POWER RATING  
TA = 85°C  
POWER RATING  
BOARD  
PACKAGE  
RθJC  
RθJA  
POWER RATING  
Low K(1)  
High K(2)  
DBV  
DBV  
65.8°C/W  
65.8°C/W  
259°C/W  
180°C/W  
3.9 mW/°C  
5.6 mW/°C  
386 mW  
212 mW  
305 mW  
154 mW  
222 mW  
555 mW  
(1) The JEDEC Low K (1s) board design used to derive this data was a 3-in × 3-in, two-layer board with 2-oz copper traces on top of the  
board.  
(2) The JEDEC High K (2s2p) board design used to derive this data was a 3-in × 3-in, multilayer board with 1-oz internal power and ground  
planes and 2-oz copper traces on top and bottom of the board.  
Recommended Operating Conditions  
MIN  
3.3 + VDO  
1.2  
MAX  
10  
UNIT  
V
VI  
Input voltage(1)  
VO  
IO  
Output voltage  
Continuous output current(2)  
5.5  
50  
V
0
mA  
°C  
TJ  
Operating junction temperature  
–40  
125  
(1) To calculate the minimum input voltage for your maximum output current, use the following formula:  
VI(min) = VO(max) + VDO(max load)  
(2) Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that  
the device operate under conditions beyond those specified in this table for extended periods of time.  
Copyright © 2005–2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
3
Product Folder Link(s): TPS77033-Q1  
TPS77033-Q1  
SLVS596CAUGUST 2005REVISED APRIL 2008....................................................................................................................................................... www.ti.com  
Electrical Characteristics  
over recommended operating free-air temperature range, VI = VO(typ) + 1 V, IO = 50 mA, EN = 0 V, Co = 4.7 µF (unless  
otherwise noted)  
PARAMETER  
TEST CONDITIONS  
TJ = 25°C, 4.3 V < VIN < 10 V  
MIN  
TYP  
MAX UNIT  
3.3  
Output voltage  
V
(10 µA to 50 mA load)(1)  
TJ = –40°C to 125°C, 4.3 V < VIN < 10 V  
EN = 0 V, 0 mA < IO < 50 mA, TJ = 25°C  
EN = 0 V, IO = 50 mA, TJ = –40°C to 125°C  
VO + 1 V < VI < 10 V, TJ = 25°C  
VO + 1 V < VI < 10 V, TJ = –40°C to 125°C  
EN = 0 V, IO = 0 to 50 mA, TJ = 25°C  
BW = 300 Hz to 50 kHz, Co = 10 µF, TJ = 25°C  
VO = 0 V(1)  
3.201  
3.399  
17  
Quiescent current (GND current)(1)  
µA  
28  
0.04  
Output voltage line regulation (ΔVO/VO)(1)(2)  
%/V  
0.1  
Load regulation  
8
190  
350  
1
mV  
Output noise voltage  
Output current limit  
µVrms  
750  
2
mA  
EN = VI, 2.7 < VI < 10 V  
Standby current  
µA  
TJ = –40°C to 125°C  
High-level enable input voltage  
Low-level enable input voltage  
Power-supply ripple rejection  
2.7 V< VI < 10 V  
1.7  
V
V
2.7 V < VI < 10 V  
f = 1 kHz, CO = 10 µF, TJ = 25°C(1)  
0.9  
60  
0
dB  
EN = 0 V  
–1  
–1  
1
1
Input current (EN)  
Dropout voltage(3)  
µA  
EN = VI  
IO = 50 mA, TJ = 25°C  
48  
mV  
IO = 50 mA, TJ = –40°C to 125°C  
100  
(1) Minimum IN operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. Maximum IN voltage 10 V, minimum output current 10 µA,  
maximum output current 50 mA.  
(2) If VO 1.8 V then VImin = 2.7 V, VImax = 10 V:  
VO(VImax – 2.7 V)  
´ 1000  
Line Regulation (mV) = (%/V) ´  
100  
If VO 2.5 V, then VImin = VO + 1 V, VImax = 10 V:  
VO(VImax – (VO + 1 V))  
Line Regulation (mV) = (%/V) ´  
´ 1000  
100  
(3) IN voltage equals VO(typ) – 100 mV  
4
Submit Documentation Feedback  
Copyright © 2005–2008, Texas Instruments Incorporated  
Product Folder Link(s): TPS77033-Q1  
TPS77033-Q1  
www.ti.com ....................................................................................................................................................... SLVS596CAUGUST 2005REVISED APRIL 2008  
TYPICAL CHARACTERISTICS  
Table of Graphs  
FIGURE  
vs Output current  
vs Free-air temperature  
vs Frequency  
1
VO  
Output voltage  
2, 3  
Output spectral noise density  
Output impedance  
4
ZO  
vs Frequency  
5
VDO  
Dropout voltage  
vs Free-air temperature  
vs Frequency  
6
Ripple rejection  
7
8
LDO startup time  
Line transient response  
Load transient response  
9
10  
vs Output current  
11, 13  
12, 14  
Equivalent series resistance (ESR)  
vs Added ceramic capacitance  
Copyright © 2005–2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
5
Product Folder Link(s): TPS77033-Q1  
TPS77033-Q1  
SLVS596CAUGUST 2005REVISED APRIL 2008....................................................................................................................................................... www.ti.com  
OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT  
OUTPUT VOLTAGE  
vs  
FREE-AIR TEMPERATURE  
3.284  
3.282  
3.280  
3.278  
3.276  
3.274  
3.285  
3.280  
V = 4.3 V  
I
V = 4.3 V  
I
C
O
= 4.7 µF  
C
O
= 4.7 µF  
= 25° C  
I
= 1 mA  
O
T
A
3.275  
3.270  
3.265  
I
O
= 50 mA  
3.260  
3.255  
3.272  
3.270  
−60 −40 −20  
0
20 40 60 80 100 120 140  
0
10  
20  
30  
40  
50  
T
A
− Free-Air Temperature °C  
I
O
− Output Current − mA  
Figure 1.  
Figure 2.  
GROUND CURRENT  
vs  
FREE-AIR TEMPERATURE  
OUTPUT SPECTRAL NOISE DENSITY  
vs  
FREQUENCY  
22  
21  
20  
19  
18  
17  
16  
15  
2
1.8  
1.6  
V = 4.3 V  
I
C
O
= 4.7 µF  
C
= 10 µF  
O
I
O
= 1 mA  
C
= 4.7 µF  
O
1.4  
1.2  
I
O
= 50 mA  
1
I
O
= 50 mA  
I
O
= 0 mA  
0.8  
C
= 4.7 µF  
O
I
O
= 1 mA  
0.6  
0.4  
0.2  
0
C
O
= 10 µF  
V = 4.3 V  
I
I
O
= 50 mA  
−60 −40 −20  
0
20 40 60 80 100 120 140  
100  
1k  
10k  
100k  
T
A
− Free-Air Temperature °C  
f − Frequency − Hz  
Figure 3.  
Figure 4.  
6
Submit Documentation Feedback  
Copyright © 2005–2008, Texas Instruments Incorporated  
Product Folder Link(s): TPS77033-Q1  
TPS77033-Q1  
www.ti.com ....................................................................................................................................................... SLVS596CAUGUST 2005REVISED APRIL 2008  
OUTPUT IMPEDANCE  
vs  
DROPOUT VOLTAGE  
vs  
FREE-AIR TEMPERATURE  
FREQUENCY  
100  
2
V = 4.3 V  
I
V = 3.2 V  
I
C
O
= 4.7 µF  
1.8  
1.6  
C
O
= 4.7 µF  
I
O
= 50 mA  
1.4  
1.2  
1
0.8  
0.6  
10  
I
O
= 1 mA  
I
O
= 10 mA  
0.4  
0.2  
0
I
O
= 50 mA  
1k  
1
−60 −40 −20  
10  
100  
10k  
100k  
1M  
0
20 40 60 80 100 120 140  
f − Frequency − Hz  
T
− Free-Air Temperature °C  
A
Figure 5.  
Figure 6.  
RIPPLE REJECTION  
vs  
FREQUENCY  
LDO STARTUP TIME  
100  
90  
80  
70  
60  
50  
EN  
I
O
= 1 mA  
40  
30  
20  
I
O
= 50 mA  
10  
0
V = 4.3 V  
I
V
O
C
O
= 4.7 µF  
ESR = 0.3 Ω  
−10  
10  
100  
1k  
10k  
100k  
1M  
10M  
0
20 40 60 80 100 120 140 160 180 200  
f − Frequency − Hz  
t − Time − µs  
Figure 7.  
Figure 8.  
Copyright © 2005–2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
7
Product Folder Link(s): TPS77033-Q1  
TPS77033-Q1  
SLVS596CAUGUST 2005REVISED APRIL 2008....................................................................................................................................................... www.ti.com  
LINE TRANSIENT RESPONSE  
LOAD TRANSIENT RESPONSE  
50  
0
10  
0
−10  
5.3  
0
−20  
−40  
4.3  
V = 4.3 V  
I
I
= 10 mA  
L
C = 4.7 µF  
O
ESR = 0.3 Ω  
C
= 4.7 µF  
ESR = 0.3 Ω  
O
0
20 40 60 80 100 120 140 160 180  
0
20 40 60 80 100 120 140 160 180  
t − Time − µs  
t − Time − µs  
Figure 9.  
Figure 10.  
TYPICAL REGIONS OF STABILITY  
EQUIVALENT SERIES RESISTANCE (ESR)  
vs  
TYPICAL REGIONS OF STABILITY  
EQUIVALENT SERIES RESISTANCE (ESR)  
vs  
OUTPUT CURRENT  
ADDED CERAMIC CAPACITANCE  
100  
10  
1
100  
10  
1
V
= 4.3 V  
= 4.7 µF  
V
= 4.3 V  
= 4.7 µF  
IN  
IN  
C
C
O
O
ESR = 0.3 Ω  
3.3 V LDO  
I = 50 mA  
L
Region of Instability  
Region of Instability  
Region of Stability  
Region of Stability  
0.1  
0
5
10 15 20 25 30 35 40 45 50  
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9  
1
I
O
− Output Current − mA  
Added Ceramic Capacitance − µF  
Figure 11.  
Figure 12.  
8
Submit Documentation Feedback  
Copyright © 2005–2008, Texas Instruments Incorporated  
Product Folder Link(s): TPS77033-Q1  
TPS77033-Q1  
www.ti.com ....................................................................................................................................................... SLVS596CAUGUST 2005REVISED APRIL 2008  
TYPICAL REGIONS OF STABILITY  
EQUIVALENT SERIES RESISTANCE (ESR)  
vs  
TYPICAL REGIONS OF STABILITY  
EQUIVALENT SERIES RESISTANCE (ESR)  
vs  
OUTPUT CURRENT  
ADDED CERAMIC CAPACITANCE  
100  
10  
1
100  
10  
1
V
= 4.3 V  
= 10 µF  
V
= 4.3 V  
IN  
IN  
C
C = 10  
µF  
O
O
ESR = 0.3 Ω  
3.3 V LDO  
I = 50 mA  
L
Region of Instability  
Region of Instability  
Region of Stability  
Region of Stability  
0
5
10 15 20 25 30 35 40 45 50  
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9  
1
I
O
− Output Current − mA  
Added Ceramic Capacitance − µF  
Figure 13.  
Figure 14.  
Copyright © 2005–2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
9
Product Folder Link(s): TPS77033-Q1  
TPS77033-Q1  
SLVS596CAUGUST 2005REVISED APRIL 2008....................................................................................................................................................... www.ti.com  
APPLICATION INFORMATION  
The TPS77033 low-dropout (LDO) regulator has been optimized for use in battery-operated equipment. They  
feature extremely low-dropout voltages, low quiescent current (17 µA nominally), and enable inputs to reduce  
supply currents to less than 1 µA when the regulators are turned off.  
Device Operation  
The TPS77033 uses a PMOS pass element to dramatically reduce both dropout voltage and supply current over  
more conventional PNP-pass-element LDO designs. The PMOS pass element is a voltage-controlled device and,  
unlike a PNP transistor, does not require increased drive current as output current increases. Supply current in  
the TPS77033 essentially is constant from no load to maximum load.  
Current limiting and thermal protection prevent damage by excessive output current and/or power dissipation.  
The device switches into a constant-current mode at approximately 350 mA; further load reduces the output  
voltage instead of increasing the output current. The thermal protection shuts the regulator off if the junction  
temperature rises above approximately 165°C. Recovery is automatic when the junction temperature drops  
approximately 25°C below the high-temperature trip point. The PMOS pass element includes a back-gate diode  
that conducts reverse current when the input voltage level drops below the output voltage level.  
A voltage of 1.7 V or greater on the EN input disables the TPS77033 internal circuitry, reducing the supply  
current to 1 µA. A voltage of less than 0.9 V on the EN input enables the TPS77033 and enables normal  
operation to resume. The EN input does not include any deliberate hysteresis, and it exhibits an actual switching  
threshold of approximately 1.5 V.  
A typical application circuit is shown in Figure 15.  
1
NC/FB  
OUT  
4
IN  
V
I
5
V
O
C1  
3
1 µF  
EN  
+
4.7 µF  
GND  
ESR = 0.2 Ω  
2
Figure 15. Typical Application Circuit – Fixed-Voltage Option  
10  
Submit Documentation Feedback  
Copyright © 2005–2008, Texas Instruments Incorporated  
Product Folder Link(s): TPS77033-Q1  
 
TPS77033-Q1  
www.ti.com ....................................................................................................................................................... SLVS596CAUGUST 2005REVISED APRIL 2008  
External Capacitor Requirements  
Although not required, a 0.047-µF or larger ceramic input bypass capacitor, connected between IN and GND and  
located close to the TPS77033, is recommended to improve transient response and noise rejection. A  
higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated,  
and the device is located several inches from the power source.  
Like all low-dropout regulators, the TPS77033 requires an output capacitor connected between OUT and GND to  
stabilize the internal control loop. The minimum recommended capacitance is 4.7 µF. The ESR (equivalent series  
resistance) of the capacitor should be between 0.2 and 10 to ensure stability. Capacitor values larger than  
4.7 µF are acceptable and allow the use of smaller ESR values. Capacitances less than 4.7 µF are not  
recommended because they require careful selection of ESR to ensure stability. Solid tantalum electrolytic,  
aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements  
previously described. Most of the commercially available 4.7-µF surface-mount solid tantalum capacitors,  
including devices from Sprague, Kemet, and Nichico, meet the ESR requirements stated above. Multilayer  
ceramic capacitors may have very small equivalent series resistances and may thus require the addition of a  
low-value series resistor to ensure stability.  
CAPACITOR SELECTION  
PART NO.  
MFR.  
KEMET  
SPRAGUE  
SPRAGUE  
AVX  
VALUE  
4.7 µF  
10 µF  
MAX ESR(1)  
SIZE (H × L × W)(1)  
1.9 × 3.5 × 2.8  
1.3 × 7.0 × 2.7  
2.5 × 7.6 × 2.5  
2.6 × 6.0 × 3.2  
T494B475K016AS  
195D106x0016x2T  
695D106x003562T  
TPSC475K035R0600  
1.5 Ω  
1.5 Ω  
10 µF  
1.3 Ω  
4.7 µF  
0.6 Ω  
(1) Size is in mm. ESR is maximum resistance in ohms at 100 kHz and TA = 25°C. Contact the  
manufacturer for minimum ESR values.  
Power Dissipation and Junction Temperature  
Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature  
should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the  
regulator can handle in any given application. To ensure the junction temperature is within acceptable limits,  
calculate the maximum allowable dissipation, PD(max), and the actual dissipation, PD, which must be less than or  
equal to PD(max)  
.
The maximum power dissipation limit is determined using Equation 1:  
TJmax – TA  
PD(max)  
=
R
qJA  
(1)  
where  
TJmax = maximum allowable junction temperature  
θJA = junction-to-ambient thermal resistance for the package (see Dissipation Rating)  
R
TA = ambient temperature  
The regulator dissipation is calculated using Equation 2:  
PD = (VI – VO) ´ IO  
(2)  
Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal  
protection circuit.  
Copyright © 2005–2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
11  
Product Folder Link(s): TPS77033-Q1  
 
 
TPS77033-Q1  
SLVS596CAUGUST 2005REVISED APRIL 2008....................................................................................................................................................... www.ti.com  
Regulator Protection  
The TPS77033 PMOS-pass transistor has a built-in back diode that conducts reverse current when the input  
voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the  
input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be  
appropriate.  
The TPS77033 features internal current limiting and thermal protection. During normal operation, the TPS77033  
limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back  
linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure,  
care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device  
exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to  
below approximately 140°C, regulator operation resumes.  
12  
Submit Documentation Feedback  
Copyright © 2005–2008, Texas Instruments Incorporated  
Product Folder Link(s): TPS77033-Q1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
11-Apr-2013  
PACKAGING INFORMATION  
Orderable Device  
Status Package Type Package Pins Package  
Eco Plan Lead/Ball Finish  
MSL Peak Temp  
Op Temp (°C)  
Top-Side Markings  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4)  
TPS77033QDBVRQ1  
OBSOLETE  
SOT-23  
DBV  
5
TBD  
Call TI  
Call TI  
-40 to 125  
PCXI  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability  
information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that  
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between  
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight  
in homogeneous material)  
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4)  
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a  
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
OTHER QUALIFIED VERSIONS OF TPS77033-Q1 :  
Catalog: TPS77033  
NOTE: Qualified Version Definitions:  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
11-Apr-2013  
Catalog - TI's standard catalog product  
Addendum-Page 2  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other  
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest  
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale  
supplied at the time of order acknowledgment.  
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms  
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary  
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily  
performed.  
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and  
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or  
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information  
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or  
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the  
third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration  
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered  
documentation. Information of third parties may be subject to additional restrictions.  
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service  
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.  
TI is not responsible or liable for any such statements.  
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements  
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support  
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which  
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause  
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use  
of any TI components in safety-critical applications.  
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to  
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and  
requirements. Nonetheless, such components are subject to these terms.  
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties  
have executed a special agreement specifically governing such use.  
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in  
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components  
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and  
regulatory requirements in connection with such use.  
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of  
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.  
Products  
Applications  
Audio  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Automotive and Transportation www.ti.com/automotive  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
Medical  
Logic  
Security  
www.ti.com/security  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Space, Avionics and Defense  
Video and Imaging  
www.ti.com/space-avionics-defense  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/omap  
OMAP Applications Processors  
Wireless Connectivity  
TI E2E Community  
e2e.ti.com  
www.ti.com/wirelessconnectivity  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2015, Texas Instruments Incorporated  

TPS77033QDBVRQ1 CAD模型

  • 引脚图

  • 封装焊盘图

  • TPS77033QDBVRQ1 替代型号

    型号 制造商 描述 替代类型 文档
    ADP1710AUJZ-3.3-R7 ADI 150 mA, Low Dropout, CMOS Linear Regulator 功能相似
    NCP502SN33T1G ONSEMI 80 mA CMOS Low Iq, Low&#8722;Dropout Voltage Regulator 功能相似
    TC1017-3.3VCTTR MICROCHIP Analog & Interface Product Selector Guide 功能相似

    TPS77033QDBVRQ1 相关器件

    型号 制造商 描述 价格 文档
    TPS77050 TI ULTRA LOW-POWER 50-mA LOW-DROPOUT LINEAR REGULATORS 获取价格
    TPS77050DBV TI ULTRA LOW-POWER 50-mA LOW-DROPOUT LINEAR REGULATORS 获取价格
    TPS77050DBVR TI ULTRA LOW-POWER 50-mA LOW-DROPOUT LINEAR REGULATORS 获取价格
    TPS77050DBVRG4 TI ULTRALOW-POWER 50-mA LOW-DROPOUT LINEAR REGULATORS 获取价格
    TPS77050DBVT TI ULTRA LOW-POWER 50-mA LOW-DROPOUT LINEAR REGULATORS 获取价格
    TPS77050DBVTG4 TI 10-V, 50-mA, Low-Iq, Low-Dropout Linear Regulator 5-SOT-23 获取价格
    TPS771 TI 具有使能和复位延迟功能的 150mA、10V、低压降稳压器 获取价格
    TPS77101 TI 150-mA LDO REGULATORS WITH INTEGRATED RESET OR PG 获取价格
    TPS77101-Q1 TI 150-mA LDO REGULATORS WITH 8-PIN MSOP PACKAGING 获取价格
    TPS77101DGK TI 150-mA LDO REGULATORS WITH INTEGRATED RESET OR PG 获取价格

    TPS77033QDBVRQ1 相关文章

  • Bourns 密封通孔金属陶瓷微调电位计产品选型手册(英文版)
    2024-09-20
    6
  • Bourns 精密环境传感器产品选型手册(英文版)
    2024-09-20
    9
  • Bourns POWrTher 负温度系数(NTC)热敏电阻手册 (英文版)
    2024-09-20
    8
  • Bourns GMOV 混合过压保护组件产品选型手册(英文版)
    2024-09-20
    6