UC3543DWTRG4 [TI]

IC,VOLT DETECTOR,ADJUSTABLE,BIPOLAR,SOP,16PIN,PLASTIC;


型号：	UC3543DWTRG4
厂家：	TEXAS INSTRUMENTS
描述：	IC,VOLT DETECTOR,ADJUSTABLE,BIPOLAR,SOP,16PIN,PLASTIC 光电二极管
文件：	总6页 (文件大小：455K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

UC1543 UC1544

UC2543 UC2544

UC3543 UC3544

Power Supply Supervisory Circuit

FEATURES

DESCRIPTION

•

Includes Over-voltage,

The monolithic integrated circuits contain all the functions necessary to monitor

and control the output of a sophisticated power supply system. Over-voltage (O.V.)

sensing with provision to trigger an external SCR “crowbar” shutdown; an under-

voltage (U.V.) circuit which can be used to monitor either the output or to sample

the input line voltage; and a third op amp/comparator usable for current sensing

(C.L.) are all included in this IC, together with an independent, accurate reference

generator.

Under-voltage, And Current

Sensing Circuits

•

Internal 1% Accurate

Reference

•

Programmable Time Delays

SCR “Crowbar” Drive Of

300mA

Both over- and under-voltage sensing circuits can be externally programmed for

minimum time duration of fault before triggering. All functions contain open collec-

tor outputs which can be used independently or wire-or’ed together, and although

the SCR trigger is directly connected only to the over-voltage sensing circuit, it

may be optionally activated by any of the other outputs, or from an external signal.

The O.V. circuit also includes an optional latch and external reset capability.

•

Remote Activation Capability

Optional Over-voltage Latch

Uncommitted Comparator

Inputs For Low Voltage

Sensing (UC1544 Series

Only)

The UC1544/2544/3544 devices have the added versatility of completely uncom-

mitted inputs to the voltage sensing comparators so that levels less than 2.5V may

be monitored by dividing down the internal reference voltage. The current sense

circuit may be used with external compensation as a linear amplifier or as a high-

gain comparator. Although nominally set for zero input offset, a fixed threshold may

be added with an external resistor. Instead of current limiting, this circuit may also

be used as an additional voltage monitor.

The reference generator circuit is internally trimmed to eliminate the need for ex-

ternal potentiometers and the entire circuit may be powered directly from either the

output being monitored or from a separate bias voltage.

BLOCK DIAGRAM

Note: For each terminal, first number refers to 1543 series, second to 1544 series.

* On 1543 series, this function is internally connected to VREF.

4/97

UC1543 UC1544

UC2543 UC2544

UC3543 UC3544

ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage, VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40V

Sense Inputs, Voltage Range. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to VIN

SCR Trigger Current (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -600mA

Indicator Output Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40V

Indicator Output Sink Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50mA

Power Dissipation (Package Limitation). . . . . . . . . . . . . . . . . . . . . . . 1000mW

Operating Temperature Range

UC1543, UC1544 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55°C to +125°C

UC2543, UC2544 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -25°C to +85°C

UC3543, UC3544 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to +70°C

Storage Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to +150°C

Note 1: At higher input voltages, a dissipation limiting resistor, RG, is required.

Note 2: Currents are positive-into, negative-out of the specified terminal. Con-

sult Packaging section of Databook for thermal limitations and considerations

of package.

CONNECTION DIAGRAMS

DIL-16, SOIC-16 (TOP VIEW)

J or N, DW Package

UC 1543

UC 2543

UC 3543

DIL-18, SOIC-18 (TOP VIEW)

J or N, DW Package

UC 1544

UC 2544

UC 3544

PLCC-20, LCC-20

(TOP VIEW)

Q or L Package

PLCC-20, LCC-20

(TOP VIEW)

Q or L Package

PACKAGE PIN FUNCTION

FUNCTION

N/C

FUNCTION

N/C

SCR Trigger

Remote Activate

Reset

SCR Trigger

Remote Activate

Reset

O.V. Indicate

N/C

O.V. Indicate

N/C

O.V. Delay

O.V. N.I. Input

O.V. INV. Input

U.V. N.I. Input

U.V. INV. Input

U.V. Delay

U.V. Indicate

C.L. INV. Input

C.L. N.I. Input

Offset/Comp

C.L. Output

Ground

O.V. Delay

O.V. Input

N/C

U.V. Input

U.V. Delay

U.V. Indicate

C.L. INV. Input

C.L. N.I. Input

Offset/Comp

C.L. Output

Ground

VREF

VIN

VREF

VIN

UC1543 UC1544

UC2543 UC2544

UC3543 UC3544

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the

UC1543 and UC1544; -25°C to +85°C for the UC2543 and UC2544; and 0°C to +70°C for the UC3543 and UC3544. Electrical

tests are performed with VIN = 10V and 2kΩ pull-up resistors on all indicator outputs. All electrical specifications for the UC1544,

UC2544, and UC3544 devices are tested with the inverting over-voltage input and the non-inverting under-voltage input externally

connected to the 2.5V reference. TA = TJ.

UC1543/UC1544

UC2543/UC2544

UC3543/UC3544

UNITS

PARAMETER

Input Voltage Range

Supply Current

TEST CONDITIONS

MIN

TYP

MAX

MIN

TYP

MAX

TJ = 25°C to TMAX

4.5

4.7

4.5

4.7

TMIN to TMAX

VIN = 40V, Output Open, TJ = 25°C

TMIN ≤ TJ ≤ TMAX

Reference Section

Output Voltage

TJ = 25°C

2.48

2.45

2.50

2.52

2.55

2.45

2.40

2.50

2.55

2.60

Output Voltage

Over Temperature Range

VIN = 5 to 30V

IREF = 0 to 10mA

VREF = 0

Line Regulation

Load Regulation

Short Circuit Current

Temperature Stability

SCR Trigger Section

Peak Output Current

Peak Output Voltage

Output Off Voltage

Remote Activate Current

-10

-20

-40

-12

-20

-40

ppm/°C

VIN = 5V, RG = 0, VO = 0

VIN = 15V, IO = -100mA

VIN = 40V

-100

-300

-600

-100

-300

-600

0.1

-0.8

0.1

-0.8

R/A Pin = Gnd

-0.4

Remote Activate Voltage R/A Pin Open

Reset Current

Reset Voltage

Reset = Gnd, R/A = Gnd

Reset open, R/A = Gnd

-0.4

-0.8

-0.4

-0.8

Output Current Rise Time RL = 50Ω, TJ = 25°C, CD = 0

Prop. Delay from R/A RL = 50Ω, TJ = 25°C, CD = 0

400

300

500

400

300

500

mA/µs

Prop. Delay from O/V input RL = 50Ω, TJ = 25°C, CD = 0

Comparator Section

Input Threshold (Input

voltage rising on O.V. and

falling on U.V.)

TJ = 25°C

2.45

2.40

2.50

2.55

2.60

2.40

2.35

2.50

2.60

2.65

Over Temperature Range

Input Hysteresis

-0.3

0.2

-0.3

0.2

µA

Input Bias Current

Delay Saturation

Delay High Level

Delay Charging Current

Indicate Saturation

Indicate Leakage

Propagation Delay

Sense Input = 0V

-1.0

0.5

-1.0

0.5

VO = 0

-200

-250

0.2

.01

400

-300

0.5

1.0

-200

-250

0.2

.01

400

-300

0.5

1.0

µA

IL = 10mA

VIND = 40V

µA

Input Over Drive = 200mV, TJ = 25°C, CD = 0

Input Over Drive = 200mV, TJ = 25°C, CD = 1µF

Current Limit Section

Input Voltage Range

Input Bias Current

VIN -3V

-1.0

VIN -3V

-1.0

Offset Pin Open, VCM = 0

10kΩ from Offset Pin to Gnd

0 ≤ VCM ≤ 12V, VIN = 15V

-0.3

µA

Input Offset Voltage

100

120

100

120

CMRR

AVOL

Offset Pin Open, V_CM= 0V,

RL = 10k to 15kΩ, ∆VOUT = 1 to 6V

Output Saturation

Output Leakage

IL = 10mA

0.2

.01

0.5

1.0

0.2

.01

0.5

1.0

µA

VIND = 40V

Small Signal Bandwidth

Propagation Delay

AV = 0dB, TJ = 25°C

VOVERDRIVE = 100mV, TJ = 25°C

MHz

200

UC1543 UC1544

UC2543 UC2544

UC3543 UC3544

SCR Trigger Power Limiting

Activation Delay vs Capacitor Value

Current Limit Amplifier Gain

Comparator Input Hysteresis

Current Limit Input Threshold

Current Limit Amplifier Frequency Response

Note: RT is connected from Offset Pin to Gnd. Values of

RT below 5.0k may cause Amplifier Cutoff at -55°C.

UC1543 UC1544

UC2543 UC2544

UC3543 UC3544

APPLICATIONS (Pin numbers given for UC1543 series devices)

The values for the external components are determined

as follows:

Typical Application

1000

Current limit input threshold, VTH =

CS is determined by the current loop dynamics

VTH

R 2

R2 + R 3

Peak current to load, IP

RSC RSC

VTH

Short Circuit Current, ISC =

RSC

2.5 (R4 + R5 + R6)

R5 + R6

Low output voltage limit, VO (Low) =

2.5 (R4 + R5 + R6)

High output voltage limit, VO (High) =

Voltage sensing delay, tD = 10,000Cd

VIN − 5

0.2

SCR trigger power limiting resistor, RG >

Sensing Multiple Supply Voltages

Input Line Monitor

Overcurrent Shutdown

UNITRODE CORPORATION

7 CONTINENTAL BLVD. • MERRIMACK, NH 03054

TEL. (603) 424-2410 • FAX 603-424-3460

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue

any product or service without notice, and advise customers to obtain the latest version of relevant information

to verify, before placing orders, that information being relied on is current and complete. All products are sold

subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those

pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in

accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent

TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily

performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF

DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL

APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR

WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER

CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO

BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating

safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent

that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other

intellectual property right of TI covering or relating to any combination, machine, or process in which such

semiconductor products or services might be or are used. TI’s publication of information regarding any third

party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

UC3543DWTRG4 [TI]

相关型号：

UC3543J

UC3543L

UC3543M

UC3543N

UC3543NG4

UC3543Q

UC3543QTR

UC3544

UC3544DW

UC3544DWG4

UC3544DWTR

UC3544DWTRG4