UC3711N [TI]
Dual Ultra High-Speed FET Driver; 双超高速FET驱动器
| 型号： | UC3711N |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | Dual Ultra High-Speed FET Driver |
| 文件： | 总3页 (文件大小：49K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
UC1711
UC3711
Dual Ultra High-Speed FET Driver
BLOCK DIAGRAM
FEATURES
• 25ns Rise and Fall into 1000pF
7.5V REG
6
7
VCC
• 15ns Propagation Delay
3k
• 1.5A Source or Sink Output Drive
• Operation with 5V to 35V Supply
• High-Speed Schottky NPN Process
• 8-PIN MINIDIP Package
2.5k
2
A Out
AIN
CONNECTION DIAGRAM
2.5k
3k
DIL-8 (Top View)
J or N Package
4
BIN
5
3
B Out
Gnd
UDG-99078
DESCRIPTION
ABSOLUTE MAXIMUM RATINGS
Input Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . 40V
Output Current (Source or Sink)
The UC1711 family of FET drivers are made with an
all-NPN Schottky process in order to optimize switching
speed, temperature stability, and radiation resistance.
The cost for these benefits is a quiescent supply current
which varies with both output state and supply voltage.
For lower power requirements, refer to the the UC1709
family which is both pin compatible with, and functionally
equivalent to the UC1711.
Steady State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 500mA
Peak Transient . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 1.5A
Maximum Forced Voltage . . . . . . . . . . . . . . . . . . . . -0.3V to 7V
Maximum Forced Current . . . . . . . . . . . . . . . . . . . . . . . ± 10mA
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1W
Operating Junction Temperature . . . . . . . . . . –55°C to +150°C
Storage Temperature . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Note 1: Unless otherwise indicated, voltages are reference to
ground and currents are positive into, negative out of, the spec-
ified terminals. All reliability information for this device has been
gathered at an ambient air temperature of 125°C, and a supply
voltage of 25V.
These devices implement inverting logic with TTL com-
patible inputs, and output stages which will either source,
or sink in excess of 1.5A of load current with minimal
cross-conduction charge. Due to their monolithic con-
struction, the channels are well matched and can be par-
alleled for doubled output current capability.
Note 2: Consult Unitrode databook for information regarding
thermal specifications and limitations of packages.
ORDERING INFORMATION
TEMPERATURE RANGE
–55°C to +125°C
0°C to +70°C
PACKAGE
Ceramic DIP
Ceramic DIP
Plastic DIP
UC1711J
UC3711J
UC3711N
0°C to +70°C
03/99
UC1711
UC3711
ELECTRICAL CHARACTERISTICS: Unless otherwise stated, VCC = 15V. TA =TJ.
PARAMETER TEST CONDITIONS
MIN
TYP
MAX UNITS
Input Supply
Supply Current (Note 3)
Both inputs = 0V; VCC = 15V
11
20
15
41
15
27
20
56
mA
mA
mA
mA
Both inputs = 5V; VCC= 15V
Both inputs = 0V; VCC= 35V
Both inputs = 5V; VCC= 35V
Logic Inputs
Logic 0 Input Voltage
Logic 1 Input Voltage
Input Current
0.8
2.0
V
V
2.2
VIN = 0V
VIN = 5V
-5.0
-2.7
0.5
mA
mA
Output Stages
Output High Level
ISOURCE = 20mA, below VCC
ISOURCE = 200mA, below VCC
ISINK = 20mA
1.5
2.0
.25
0.4
2.0
3.0
0.4
1.0
V
V
V
V
Output Low Level
ISINK = 200mA
Switching Characteristics (Note 4)
Rise Time Delay, TPLH
CLOAD = 0
10
15
20
3
40
50
55
20
20
20
25
40
55
15
40
55
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CLOAD = 1000pF, (Note 5)
CLOAD= 2200pF
Fall Time Delay, TPHL
Rise Time, TLH
CLOAD = 0
CLOAD = 1000pf, (Note 5)
CLOAD = 2200pF
5
5
CLOAD = 0, (Note 5)
CLOAD = 1000pF, (Note 5)
CLOAD = 2200pF
12
25
40
7
Fall Time, THL
CLOAD = 0, (Note 5)
CLOAD = 1000pF, (Note 5)
CLOAD= 2200pF
25
40
Total Supply Current
Freq = 200kHz, 50% Duty-cycle
Both Channels Switching
CLOAD = 0
17
29
23
35
mA
mA
CLOAD = 2200pF
Note 3: Supply currents at other input supply votages can be calculated by extrapolating the 15V and 35V supply currents. The im-
pedance of the chip at the VCC pin is linear for supply voltages from 8V to 35V, the approximate value of this impedance is 4.3k for
both inputs low, 0.94k for both inputs high, and 1.54k for one input high and one low.
Note 4: Switching test conditions are, VCC = 15V, Input voltage waveform levels are 0V and 5V, with transition times of <3ns. The
timing terms are defined as : TPHL Propagation delay 50% VIN to 90% VOUT; TPLH Propogation delay 50% VIN to 10% VOUT; THL
90% VOUT to 10% VOUT; TLH 10% VOUT to 90% VOUT
.
Note 5: This specification not tested in production.Unless otherwise stated specifications hold for TA = 0 to 70°C for the UC3711,
and TA = -55 to 125°C for the UC1711, VCC = 15V. TA = TJ.
UNITRODE CORPORATION
7 CONTINENTAL BLVD. • MERRIMACK, NH 03054
TEL. (603) 424-2410 FAX (603) 424-3460
2
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1999, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明