UCC387DPTR [TI]

LOW-DROPOUT 200mA LINEAR REGULATOR;
UCC387DPTR
型号: UCC387DPTR
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

LOW-DROPOUT 200mA LINEAR REGULATOR

信息通信管理 光电二极管 输出元件 调节器
文件: 总8页 (文件大小:118K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
U
C
Ć
C
m
3
A
8
6
,
U
C
A
C
R
3
8
7, U CC 38 8  
R EG U LATO R  
ą
L
O
W
Ć
D
R
O
P
O
U
T
2
0
0
L
I
N
E
SLUS377B - JULY 1999 - REVISED MAY 2000  
SOIC  
DP PACKAGES  
(TOP VIEW)  
D
Precision Positive Linear Voltage Regulator  
0.2 V Dropout at 200 mA  
D
D
Ensured Reverse Input/Output Voltage  
Isolation with Low Leakage  
VOUT  
GND  
GND  
VIN  
1
2
3
4
8
7
6
5
GND  
GND  
OFFB  
D
Adjustable Output Voltage (Down to 1.25 V)  
D
Load Independent Low Quiescent Current  
(10 A typical)  
VSENSE  
D
D
D
D
Load Regulation of 5 mV from 0 mA to  
200 mA  
TSSOP  
PW PACKAGES  
(TOP VIEW)  
Logic Shutdown Capability  
Shutdown Quiescent Current Below 2 A  
VIN  
N/C  
OFFB  
N/C  
1
2
3
4
8
7
6
5
Short Circuit Protection - Duty Cycle  
Limiting  
N/C  
VSENSE  
GND  
VOUT  
D
Remote Load Voltage Sense for Accurate  
Load Regulation  
description  
The UCC386/7/8 positive linear pass regulator series is tailored for low-dropout applications where extremely  
low quiescent power is required. Fabricated with BiCMOS technology ideally suited for low input to output  
differential applications, the UCC386/7/8 will pass 200 mA while requiring only 200 mV of input voltage  
headroom. Quiescent current is typically less than 10 µA. To prevent reverse current conduction, on-chip  
circuitry limits the minimum forward voltage to 50 mV typical. Once the forward voltage limit is reached, the  
input-output differential voltage is maintained as the input voltage drops until undervoltage lockout disables the  
regulator.  
block diagram and application circuit  
SWITCH CONTROL  
VOUT  
VIN  
LOAD  
1
8
7
6
5
+
+
GND  
GND  
GND  
GND  
OFFB  
2
3
+
1.25 V  
RS1  
RS2  
OVERCURRENT,  
HICCUP CONTROL  
& THERMAL  
SHUTDOWN  
R1  
R2  
VSENSE  
R1  
R2  
4
UCC386 1.025 m  
UCC387 1.875 m  
625 k  
625 k  
OPEN  
UCC388  
0
UCC388 ONLY  
FROM OPEN DRAIN  
SHUTDOWN COMMAND  
UDG-98087  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2000, Texas Instruments Incorporated  
P
R
o
O
d
D
U
t
C
s
T
I
O
c
N
o
D
A
T
A
t
i
n
s
f
p
o
e
r
m
a
i
t
c
i
a
o
t
n
i
s
s
c
u
r
r
t
e
h
n
e
t
a
s
m
o
f
o
p
T
u
e
b
x
l
i
a
c
s
a
t
i
o
n
d ate.  
Ins tr u men ts  
P
r
u
c
n
f
o
r
m
o
c
i
f
i
o
n
p
e
r
t
e
r
s
f
s
t
a
n
d
a
r
d
w
a
r
r
a
n
t
y
.
P
r
o
d
u
c
t
i
o
n
p
r
o
c
e
s
s
i
n
g
d
o
e
s
n
o
t
n
e
c
e
s
s
a
r
i
l
y
i
n
c
l
u
d
e
t
e
s
t
i
n
g
o
f
a
l
l
p
a
r
a
m
e
t
e
r
s
.
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
U
C
C
3
8
6
,
U
C
C
3
8
7
,
U
C
C
3
8
8
ą
L
OWĆD  
R
OP  
O
U
T
2
0
0
Ć
m
A
L
I
N
E
A
R
R
E
G
U
L
A
T
O
R
SLUS377B - JULY 1999 - REVISED MAY 2000  
description (continued)  
The UCC386 has an on-chip resistor network for preset to regulate at 3.3 V, while the UCC387 has a fixed 5-V  
output. The UCC388 requires an external resistor network that can be programmed for output voltages down  
to 1.25 V. The output voltage is regulated to 1.5% at room temperature and better than 2.5% over the entire  
operating temperature range.  
Short-circuit current is internally limited. The device responds to a sustained overcurrent condition by limiting  
the duty cycle of the load to 12.5% typical. This drastically reduces the power dissipation during short circuit  
such that heat sinking, if at all required, must only accommodate normal operation.  
Internal power dissipation is further controlled with thermal overload protection circuitry. Thermal shutdown  
occurs if the junction temperature exceeds 140°C. The chip remains in the off state until the temperature drops  
to 115°C.  
Pulling OFFB low commands a low-power shutdown mode, which requires less than 2-µA quiescent current.  
These devices are available in the 8-pin TSSOP (PW) and 8-pin SOIC (DP) surface-mount power packages.  
For other packaging options consult the factory.  
AVAILABLE OPTIONS  
OUTPUT VOLTAGE (V)  
PACKAGE DEVICES  
T
A
MIN  
TYP  
MAX  
SOIC-8 (DP)  
TSSOP-8 (PW)  
UCC386PW  
UCC387PW  
UCC388PW  
3.22  
3.30  
3.38  
UCC386DP  
UCC387DP  
UCC388DP  
4.785 5.000 5.125  
ADJ  
0°C to 70°C  
All package types are available taped and reeled. Add TR suffix to device type (e.g.  
UCC386DPTR) to order quantities of 3000 devices per reel.  
absolute maximum ratings over operating free-air temperature (unless otherwise noted)  
VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 V  
OFFB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VIN 0.3 V  
Storage Temperature, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C  
stg  
J
Junction Temperature, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 150°C  
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and  
considerations of packages. All voltages are referenced to GND.  
electrical characteristics, T = T = 0 C to 70 C, VIN = VOUT+1.5 V, I  
= 0 mA, C  
= 0.1 F (unless  
A
J
OUT  
OUT  
otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX UNITS  
UCC386 Fixed 3.3 V Output  
T
= 25°C  
3.25  
3.22  
3.3  
3.35  
3.38  
25  
V
V
A
Output voltage  
Over temperature  
VIN = 3.45 V to 8.5 V,  
= 1 mA to 200 mA  
3.3  
13  
Line regulation  
I
= 10 mA  
mV  
mV  
OUT  
Load regulation  
Output noise voltage  
I
5
10  
OUT  
T = 25°C,  
BW = 10 Hz to 10 kHz  
VOUT = 3.20 V  
200  
200  
50  
µV  
J
RMS  
mV  
I
I
= 200 mA,  
= 50 mA,  
500  
OUT  
Dropout voltage, VIN-VOUT  
VOUT = 3.20 V  
mV  
OUT  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
U
C
Ć
C
m
3
A
8
6
,
U
C
A
C
R
3
8
7
, U C C 3 8 8  
R EG U LATO R  
ą
L
O
W
Ć
D
R
O
PO  
UT  
2
0
0
L
I
N
E
SLUS377B - JULY 1999 - REVISED MAY 2000  
electrical characteristics, T = T = 0 C to 70 C, VIN = VOUT+1.5 V, I  
= 0 mA, C  
= 0.1 F (unless  
A
J
OUT  
OUT  
otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX UNITS  
UCC386 Fixed 3.3 V Output (continued)  
Peak current limit  
VOUT = 0V  
260  
225  
550  
850  
525  
14  
mA  
mA  
%
Overcurrent threshold  
375  
12.5  
900  
10  
Current limit duty cycle  
VOUT = 0 V  
VOUT = 0 V  
OFFB = VIN  
VIN 8.5 V,  
VIN = 8.5 V  
See Note 1  
Overcurrent timeout, T  
Quiescent current  
550  
1250  
20  
µs  
µA  
µA  
V
ON  
Shutdown quiescent current  
Shutdown threshold (OFF)  
OFFB 0.5 V  
2
5
0
0.5  
V
-
V
IN  
Shutdown threshold (ON)  
Reverse leakage current  
0.5 V  
0 V < VIN < VOUT,  
0 V < VIN < VOUT,  
VOUT < 3.35 V, at VIN  
VOUT < 3.35 V, at VOUT  
10  
10  
µA  
µA  
µA  
Bias current at VSENSE pin  
2
UCC387 Fixed 5 V Output  
T
= 25°C  
4.925  
4.785  
5
5
5.075  
5.125  
25  
V
V
A
Output voltage  
Over full temperature range  
VIN = 5.5 V to 8.5 V,  
= 1 mA to 200 mA  
Line regulation  
I
= 10 mA  
13  
mV  
mV  
OUT  
Load regulation  
Output noise voltage  
I
5
10  
OUT  
T = 25°C,  
BW = 10 Hz to 10 kHz  
VOUT = 4.75 V  
200  
200  
50  
µV  
J
RMS  
mV  
I
I
= 200 mA,  
= 50 mA,  
500  
OUT  
Dropout voltage, VIN-VOUT  
VOUT = 4.75 V  
mV  
mA  
mA  
%
OUT  
Peak current limit  
VOUT = 0 V  
260  
225  
550  
375  
12.5  
900  
10  
850  
525  
14  
Overcurrent threshold  
Current limit duty cycle  
VOUT = 0 V  
VOUT = 0 V  
OFFB = VIN  
VIN 8.5 V,  
VIN = 8.5 V  
See Note 1  
Overcurrent timeout, T  
Quiescent current  
550  
1250  
20  
µs  
µA  
µA  
V
ON  
Shutdown quiescent current  
Shutdown threshold (OFF)  
OFFB 0.5 V  
2
5
0
0.5  
V
0.5 V  
-
V
IN  
Shutdown threshold (ON)  
Reverse leakage current  
0 V < VIN < VOUT,  
0 V < VIN < VOUT,  
VOUT < 3.35 V, at VIN  
10  
10  
µA  
µA  
µA  
VOUT < 3.35 V, at VOUT  
Bias current at VSENSE pin  
2
UCC388 Adjustable Output  
T
= 25°C  
1.23  
1.22  
1.25  
1.25  
10  
1.27  
1.28  
40  
V
V
A
Output voltage  
Over full temperature range  
VIN = 2.5V to 8.5 V,  
= 1 mA to 200 mA  
Line regulation  
I
= 10 mA,  
V
= 1.25 V  
mV  
mV  
OUT  
OUT  
Load regulation  
Output noise voltage  
I
5
10  
OUT  
T = 25°C,  
BW = 10 Hz to 10 kHz  
VOUT = 3.20 V  
200  
200  
50  
µV  
J
RMS  
mV  
I
I
= 200 mA,  
= 50 mA,  
500  
OUT  
Dropout voltage, VIN-VOUT  
VOUT = 3.20 V  
mV  
mA  
mA  
OUT  
Peak current limit  
VOUT = 0 V  
260  
225  
550  
375  
850  
525  
Overcurrent threshold  
NOTE 1: An internal 100-nA pullup is provided for this function.  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
U
C
C
3
8
6
,
U
C
C
3
8
7
,
U C C 3 8 8  
ą
L
OWĆD  
R
OP  
O
U
T
2
0
0Ć  
mA  
L
I
N
E
A
R
RE GUL ATO R  
SLUS377B - JULY 1999 - REVISED MAY 2000  
electrical characteristics, T = T = 0 C to 70 C, VIN = VOUT+1.5 V, I  
= 0 mA, C = 0.1 F (unless  
OUT  
A
J
OUT  
otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX UNITS  
UCC388 Adjustable Output (continued)  
Current limit duty cycle  
VOUT = 0 V  
VOUT = 0 V  
OFFB = VIN  
VIN 8.5 V,  
VIN = 8.5 V  
12.5  
14  
1250  
20  
%
µs  
µA  
µA  
V
Overcurrent timeout, T  
550  
0
900  
10  
2
ON  
Quiescent current  
Shutdown quiescent current  
Shutdown threshold (OFF)  
OFFB 0.5 V  
5
0.5  
V
-
V
IN  
0.5 V  
Shutdown threshold (ON)  
Reverse leakage current  
See Note 1  
0 V < VIN < VOUT,  
0 V < VIN < VOUT,  
VOUT < 3.35 V, at VIN  
VOUT < 3.35 V, at VOUT  
10  
10  
µA  
µA  
nA  
V
Bias current at VSENSE pin  
Minimum operating voltage  
50  
2.5  
NOTE 1: An internal 100-nA pullup is provided for this function.  
pin descriptions  
GND: Chip Ground. All voltages are measured with respect to this pin. This is the low-noise ground reference  
for input regulation. The output decoupling capacitor should be tied between VOUT and GND.  
OFFB: Shutdown, active low. This pin must be externally pulled to GND to turn off the IC. Pulling this pin high  
turns on the IC. This pin is internally pulled to VIN by 100-nA current source.  
VIN: Positive supply input for the regulator. Bypass this pin to GND with at least 0.1 µF of low ESR, ESL  
capacitance if the source is located further than 1 inch from the device.  
VOUT: Output of the regulator. The regulator does not require a minimum output capacitance for stability,  
however a small capacitor is recommended to improve transient response. Choose the appropriate size  
capacitor for the application with respect to the required transient loading. For example, if the load is very  
dynamic, a large capacitor will smooth out the response to load steps.  
VSENSE: Externally programmable voltage sense node. For the UCC388, connect resistor divider network  
between VOUT, VSENSE and GND to provide custom regulation level. For the UCC386 and UCC387, connect  
this pin to VOUT as close to the load as possible.  
APPLICATION INFORMATION  
load independent current consumption  
This series of LDOs is based on CMOS circuitry and uses a high-side P-channel pass element. Consequently,  
the current consumed by the LDO is extremely low at 10 µA under normal operating conditions and does not  
vary with load. The shutdown mode (OFFB = GND) consumes only 2 µA, making this series an excellent choice  
for battery applications.  
reverse voltage standoff  
These LDOs are designed to operate with the voltage at the output greater than the voltage at the input. This  
can be an advantage where a circuit needs to be powered from two separate power sources that must be kept  
isolated, such as selecting between one of two or more batteries.  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
U
C
Ć
C
m
3
A
8
6
,
U
C
A
C
R
3
8
7
, U C C 3 8 8  
R EG U LATO R  
ą
L
O
WĆDRO  
PO  
UT  
2
0
0
L
I
N
E
SLUS377B - JULY 1999 - REVISED MAY 2000  
APPLICATION INFORMATION  
overcurrent protection  
The UCC386/7/8 uses a fixed, absolute, current limit in conjunction with a timed overcurrent function that  
significantly reduces power dissipation in the event of a shorted load (see Figure 1). In this diagram, a 100-mA  
load is applied to the output of the LDO. At some point, a fault is applied. When the current level exceeds the  
overcurrent threshold of about 300 mA, a timer is started. If the current does not fall below the overcurrent  
threshold before the timer times out, about 5.6 ms, the LDO declares an overcurrent condition exists and turns  
off its output for about 5.6 ms. Note that the output current is internally limited to 600 mA. After the output has  
been off for 5.6 ms, it is turned on for about 800 µs and again limited to 600 mA. If the current does not fall below  
the overcurrent threshold before the 800-µs timer expires, the output is again turned off for 5.6 ms. This process  
repeats itself until the fault condition is removed from the output of the LDO. The average current supplied to  
the faulted load by the LDO is approximately 112 mA. This is well below the maximum rated current of 200 mA  
of the LDO. Therefore, for most applications that have adequate thermal dissipation for the LDO to operate at  
full rated load, the thermal dissipation will also be adequate in a faulted condition.  
µ
800 s  
5.6 ms  
5.6 ms  
600 mA  
300 mA  
100 mA  
0
FAULT  
FAULT  
APPLIED  
REMOVED  
UDG-98088  
Figure 1. Current Waveform During a Fault  
thermal shutdown  
The LDOs have a thermal shutdown circuit that will turn the LDO output off before the die temperature reaches  
damaging levels. When the die cools, the LDO will again function. The thermal shutdown circuit has a turn-off  
threshold of nominally 140°C, and a turn-on threshold of 115°C. These temperatures insure that the LDO will  
not be damaged due to excessive power dissipation.  
maximum load recovery  
The LDO will start a load that has a large capacitance and a dc current component. One of the consequences  
of the LDOs fault behavior is a maximum output capacitor value and load current that the LDO can restart after  
an overcurrent condition has been declared. Figure 2 shows the maximum load that the LDO can re-start from  
a faulted condition with a given output filter capacitor. Note that the LDO can start a much higher load than it  
can restart after a fault. If the LDO is hiccuping into a load that it cannot re-start, either momentarily  
disconnecting the load or a power cycle allows the LDO to start the load.  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
U
C
C
3
8
6
,
U
C
C
3
8
7
,
U C C 3 8 8  
ą
L
OWĆD  
R
OP  
OU  
T
2
0
0Ć  
m
A
L
I
N
E
A
R
RE GUL ATO R  
SLUS377B - JULY 1999 - REVISED MAY 2000  
APPLICATION INFORMATION  
maximum load recovery (continued)  
CRITICAL LOAD CURRENT  
vs  
OUTPUT CAPACITANCE  
200  
160  
120  
UCC386  
80  
40  
UCC387  
0
20  
60  
100  
140  
180  
C
- Output Capacitance - F  
O
Figure 2.  
using OFFB  
The OFFB pin is used to turn the output of the LDO on or off from some external source. There are two things  
to note when using this pin. The first is that after taking OFFB high (on), the LDO will require up to about 2 ms  
to start and stabilize. The second item is that OFFB is designed to be driven from an open-drain-type output.  
Internally, this pin is pulled high by a weak 100-nA current source, and will normally be at the input supply  
voltage, so the driving circuitry must be able to withstand the voltage applied to the input of the regulator. Also,  
depending upon load, if the OFFB pin is driven (overriding the internal pull-up) high with a fast edge signal, there  
may be a brief pulse on the output, followed by no output, with the regulator coming on and stabilizing about  
2 ms after the OFFB pin was driven high. This output pulse is never more than the normal output voltage of the  
regulator and is about 200 µs in length.  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
U
C
Ć
C
m
3
A
8
6
,
U
C
A
C
R
3
8
7
, U C C 3 8 8  
R EG U LATO R  
ą
L
O
W
Ć
D
R
O
PO  
UT  
2
0
0
L
I
NE  
SLUS377B - JULY 1999 - REVISED MAY 2000  
APPLICATION INFORMATION  
output capacitance and transient response  
The transient response of the regulator is heavily influenced by the capacitor on the output. In general, larger  
capacitors produce less voltage variation during load changes, but take longer to stabilize (quit wiggling). Note  
that no output capacitor is required for a stable output. However, if the load exhibits sharp changes in current  
requirements, and temporary deviations from the nominal output voltage must be minimized, some output filter  
capacitor will be needed.  
UCC388 output voltage programming  
Referring to the applications diagram on the front page of the data sheet, the output voltage is given by:  
R
) R  
S1  
S2  
V
+ 1.25ǒ Ǔ  
O
R
S2  
Note that for the UCC388, the internal resistor R2 is open.  
7
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue  
any product or service without notice, and advise customers to obtain the latest version of relevant information  
to verify, before placing orders, that information being relied on is current and complete. All products are sold  
subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those  
pertaining to warranty, patent infringement, and limitation of liability.  
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent  
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily  
performed, except those mandated by government requirements.  
Customers are responsible for their applications using TI components.  
In order to minimize risks associated with the customer’s applications, adequate design and operating  
safeguards must be provided by the customer to minimize inherent or procedural hazards.  
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent  
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other  
intellectual property right of TI covering or relating to any combination, machine, or process in which such  
semiconductor products or services might be or are used. TI’s publication of information regarding any third  
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.  
Copyright 2000, Texas Instruments Incorporated  

相关型号:

UCC387PW

LOW-DROPOUT 200mA LINEAR REGULATOR
TI

UCC387PWTR

LOW-DROPOUT 200mA LINEAR REGULATOR
TI

UCC388

LOW-DROPOUT 200-mA LINEAR REGULATOR
TI

UCC3880-4

Pentium Pro Controller
TI

UCC3880-5

Pentium Pro Controller
TI

UCC3880-6

Pentium Pro Controller
TI

UCC3880-X

Pentium Pro Controller
TI

UCC3880DW-4

Pentium Pro Controller
TI

UCC3880DWTR-4

Pentium Pro Controller
TI

UCC3880DWTR-5

SWITCHING CONTROLLER, 200kHz SWITCHING FREQ-MAX, PDSO20, SOIC-20
TI

UCC3880DWTR-6

SWITCHING CONTROLLER, 400kHz SWITCHING FREQ-MAX, PDSO20, SOIC-20
TI

UCC3881DWTR-3

1.5A SWITCHING CONTROLLER, 400kHz SWITCHING FREQ-MAX, PDSO16
TI