UCC3961DR [TI]
2A SWITCHING CONTROLLER, 400kHz SWITCHING FREQ-MAX, PDSO14, GREEN, SOIC-14;
| 型号： | UCC3961DR |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 2A SWITCHING CONTROLLER, 400kHz SWITCHING FREQ-MAX, PDSO14, GREEN, SOIC-14 信息通信管理 开关 光电二极管 |
| 文件： | 总19页 (文件大小：795K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
U
C
R
C
T
2
U
9
6
P
1
,
U CC 39 61
C ON TR O LL ER
ą
A
D
V
A
N
C
E
D
P
R
I
M
A
R
Y
Ć
S
I
D
E
S
T
A
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
D
Operates with Secondary–Side PWM
Control
D
Multi-Mode Overcurrent Protection with
Restart, Latching, or Cycle-by-Cycle
Current Limiting
D
D
D
D
Isolated PWM Command through a Pulse
Transformer
D
Programmable Volt-Second Clamp for
Transformer Reset
Initial Free-Running Soft-Startup with
Duty-Cycle Clamping
D
Undervoltage Lockout with 2-V Hysteresis
Up to 400-kHz Synchronizable Switching
Frequency
D
Low-Current Startup with Optional
Disconnect
High-Current FET Drive (1.5-A Sink, 0.75-A
Source)
D
D
Programmable Overvoltage and
Undervoltage Protection
8–pin Version Also Available (UCC3960)
typical application diagram
V
IN
UCC3961
OPTIONAL
DEPLETION
MODE
14 UVS START 13
SWITCH
UV/OV
STOP
VDD 12
1
8
OVS
VS
+
–
6
REF
VOLT
SEC
CLAMP
11
9
OUT
CS
4
FB
FEED
BACK
3
5
7
SS
RT
SOFT START
FAULT LATCH DELAY
CSD
SD
2
FREQ
SET
AGND PGND 10
UDG–99039
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2000, Texas Instruments Incorporated
P
P
R
O
d
D
U
t
C
s
T
I
O
c
N
o
D
A
T
A
t
i
n
s
f
p
o
e
r
m
a
i
t
c
i
a
o
t
n
i
s
s
c
u
r
r
t
e
h
n
e
t
a
s
m
o
f
o
p
T
u
e
b
x
l
i
a
c
s
a
t
i
o
n
d ate.
Ins tr u men ts
r
o
u
c
n
f
o
r
m
o
c
i
f
i
o
n
p
e
r
t
e
r
s
f
s
t
a
s
n
d
g
a
r
d
w
a
a
r
r
a
n
t
y
.
P
r
o
d
u
p a r a m e t e r s .
c
t
i
o
n
p
r
o
c
e
s
s
i
n
g
d
o
e
s
n
o
t
n
e
c
e
s
s
a
r
i
l
y
i
n
c
l
u
d
e
t
e
t
i
n
o
f
l
l
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
A
C
C
A
2
9
N
6
C
1
E
,
U C C 3 9 6 1
M
ą
D
V
D
P
R
I
A
RYĆ
S
I
D
E
S
T
A
R
T
U
P
CO NT RO L LE R
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
description
The UCC3961 advanced primary-side startup controller is a unique solution that provides all the primary-side
functions required for a single-ended, isolated, switch-mode power converter incorporating secondary-side
PWM control. It is usable with a wide range of secondary control circuits and is especially well suited for systems
where sophisticated handling of overload conditions is required.
Secondary-side control assumes that output voltage and current measurements are interfaced directly to an
output ground-referenced PWM stage that develops the power switch command for the supply. This digital
PWM command can then be transmitted to the primary-side power switch through a simple and low-cost
isolating pulse transformer. With secondary-side control, it is much easier to monitor and control the system load
with tightly coupled analog control loops. Load-oriented features such as output current sharing and
synchronous rectification are implemented more easily.
The UCC3961 provides all the circuitry required on the primary side of a secondary-side controlled power
supply. It features a free running 60-kHz to 360-kHz oscillator which is synchronizable to the secondary-side
PWM signal and also has the ability to accept start/stop PWM commands from the isolating pulse-edge
transformer (PET). The use of an extremely small and low-cost pulse transformer allows for higher converter
bandwidth. This also eliminates the loop-gain variations due to initial accuracy and aging of an opto-coupler
feedback element or the size penalty of a gate transformer. It also includes an undervoltage lockout circuit with
2-V hysteresis, a low-current startup with active low during UVLO, a soft-start capability, a 5-V reference and
a high-current power output.
Advanced features of UCC3961 allows implementation of initial startup with optional high-voltage disconnect
after starting, and input voltage monitoring with turnoff for either undervoltage or overvoltage conditions. Other
features include power-switch current protection, pulse-by-pulse current limiting, shutdown after a
programmable delay and continuous input volt*second clamp. The UCC3961 also provides a multi purpose,
bidirectional shutdown pin (SD), that can be used in conjunction with the devices on the START pin, to modify
the converters behavior in overload conditions. The possible configurations include continuous-peak current
limiting, delayed or immediate shutdown with full cycle soft restart or fully latched overcurrent shutdown.
In a non-typical use, the UCC3961 can accommodate an analog feedback signal through an opto-isolator where
the UCC3961 then can operate in voltage-mode control mode with primary-side peak current limiting.
The UCC3961 and the UCC2961 are available in the 14-pin SOIC (D) and PDIP (P) packages. For applications
where only startup and control are desired, a simplified version of this product is offered in an 8-pin package
as the UCC2960 and UCC3960.
D OR N PACKAGES
AVAILABLE OPTIONS
(TOP VIEW)
PACKAGED DEVICES
OVS
SD
14 UVS
13 START
12 VDD
11 OUT
10 PGND
1
2
3
4
5
6
7
SOIC–14
SMALL OUTLINE
(D)
PDIP–14
PLASTIC DIP
(N)
TA
SS
–40_C to 85_C
0_C to 70_C
UCC2961D
UCC3961D
UCC2961N
UCC3961N
FB
†
The SOIC (D) packages are available taped and reeled. Add an R suffix
to the device type (e.g., UCC2961DR) to order quantities of 2500
devices per reel.
RT
REF
AGND
9
8
CS
VS
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
C
R
C
T
2
U
9
6
P
1
,
U C C 3 9 6 1
C ON TR O LL ER
ą
A
D
VA
N
C
E
D
P
R
I
M
A
R
Y
Ć
S
I
D
E
S
T
A
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
†‡
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Input voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –1.5 A / 2 A
I(VDD)
Input current, I
Output current , I
I(VDD)
w
O
Output voltage: REF, START . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VDD+0.3 V
Input voltage: OVS, SD, SS, RT, VS, CS, UVS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VDD+0.3 V
FB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –7.0 V to VDD+0.3 V
Operating junction temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55_C to 150_C
J
Storage temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65_C to 150_C
stg
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . 300_C
†
‡
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Unless otherwise indicated, voltages are reference to ground and currents are positive into and negative out of the specified terminals. Pulsed is
defined as a less than 10% duty cycle with a maximum duration of 500 µs. All voltages are with respect to ground unless otherwise stated.
Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the Power Supply Control Data Book (TI Literature
Number SLUD003) for thermal limitations and considerations of packages.
w 4nF load with 4-Ω series resistor.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
A
C
C
A
2
9
N
6
C
1
E
,
U C C 3 9 6 1
M
ą
D
V
D
P
R
I
A
R
Y
Ć
S
I
D
E
S
T
A
R
T
U
P
CO NT RO L LE R
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
electrical characteristics V
= 12 V, RT = 53.3 kΩ, C
= 1 µF, C
= 0.1 µF, C = 0.01 µF,
SS
DD
VDD
REF
R
= 4 Ω, C
= 1 nF and T = T (unless otherwise stated)
OUT
OUT
A
J
supply section (VDD)
PARAMETER
TEST CONDITIONS
MIN
16
TYP
17.5
2.3
MAX UNITS
Clamp voltage
Operating current
Starting current
I
= 10 mA
19
2.8
V
VDD
No load,
C
= 0
1.8
mA
µA
OUT
VDD = 9 V
100
150
200
undervoltage lockout section
PARAMETER
Start threshold voltage
Hysteresis voltage
TEST CONDITIONS
MIN
9.5
TYP
10
2
MAX UNITS
10.5
2.3
V
V
1.7
voltage reference section (REF)
PARAMETER
Reference voltage
TEST CONDITIONS
MIN
TYP
5.0
3
MAX UNITS
4.75
5.25
5
V
Load regulation voltage
Line regulation voltage
Short-circuit current
I
= 0 mA to –2.5 mA
mV
mV
mA
REF
V
= 10 V to 12 V
1
5
DD
8
10
16
overvoltage sense section (OVS)
PARAMETER
Threshold voltage
TEST CONDITIONS
MIN
TYP
MAX UNITS
3.68
4
4.32
0.2
V
Input bias current
µA
undervoltage sense section (UVS)
PARAMETER
Threshold voltage
TEST CONDITIONS
MIN
TYP
MAX UNITS
3.68
4
4.32
0.2
V
Input bias current
µA
soft start section (SS)
PARAMETER
Discharge current
Charge current
TEST CONDITIONS
MIN
3
TYP
5
MAX UNITS
SD = 4.5 V pulsed
SD = 4.5 V pulsed
7
–10
1.1
5.5
µA
µA
V
–5
–7
1
Low–threshold voltage
Clamp threshold
0.9
4.5
600
5
V
On resistance
V
DD
= 7.5 V
800 1000
Ω
shutdown section (SD)
PARAMETER
Threshold voltage
Discharge current
Charge current
TEST CONDITIONS
MIN
3.68
0.4
TYP
MAX UNITS
4
4.32
0.8
–8
V
0.6
–6
µA
µA
kΩ
–4
On resistance
V
DD
= 7.5 V
2.5
3.3
5
NOTES: 1. OUT Low, nominal of 0.7 V reflects the 3 Ω DMOS ON resistance plus 4 Ω R
.
SERIES
2. OUT High (VDD–OUT), nominal of 0.56 V reflects the 10W HVPMOS ON resistance plus 4W R
.
SERIES
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
C
R
C
T
2
U
9
6
P
1
,
U C C 3 9 6 1
C ON TR O LL ER
ą
A
D
VA
N
C
E
D
P
R
I
M
A
RYĆ
S
I
D
E
S
TA
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
electrical characteristics V
= 12 V, RT = 53.3 kΩ, C
= 1 µF, C
= 0.1 µF, C
= 0.01 µF,
DD
VDD
REF
SS
R
= 4 Ω, C
= 1 nF and T = T (unless otherwise stated) (continued)
OUT
OUT
A
J
current sense section (CS)
PARAMETER
TEST CONDITIONS
MIN
0.9
TYP
MAX UNITS
Pulse-by-pulse
Immediate
1
1.1
1.5
0.2
140
V
V
Threshold
1.3
1.4
Input bias
CS = 1.1 V pulsed
µA
ns
Ω
Delay time CS to OUT
On resistance
60
100
600
800 1000
oscillator section
PARAMETER
Frequency
TEST CONDITIONS
MIN
TYP
150
0.02
0%
MAX UNITS
135
165
0.2
kHz
%/V
Frequency change with voltage
Minimum duty cycle
V
DD
= 10 V to 12 V
Maximum duty cycle
69%
72%
75%
volt-second section (VS)
PARAMETER
Threshold
TEST CONDITIONS
MIN
TYP
MAX UNITS
3.68
4
4.32
0.2
V
µA
Ω
Input bias
On resistance
600
800 1000
output section (OUT)
PARAMETER
Low-level output voltage
High-level output voltage
Low-level output voltage during UVLO
Rise time
TEST CONDITIONS
MIN
TYP
0.7
MAX UNITS
I
I
I
= 100 mA (dc)
See Note 1
See Note 2
1.0
1.0
1.5
60
V
V
OUT
OUT
OUT
= –40 mA (dc)
= 20 mA (dc),
0.56
V
= 7.5 V
V
DD
30
15
ns
ns
Fall time
30
bias regulator section (START)
PARAMETER
Bias regulator
TEST CONDITIONS
MIN
TYP
12.1
12.2
MAX UNITS
V
V
– START = 0.5 V
– START = 1.0 V,
11.7
12.5
V
V
DD
Override voltage
See Note 3
DD
feedback section (FB)
PARAMETER
input bias current
TEST CONDITIONS
MIN
TYP
MAX UNITS
FB = 4.5 V,
SS = 0 V
SS = 0 V
FB = SS
FB = SS
0.4
–7.6
100
120
µA
V
Negative compliance voltage
Delay time, FB–SS to OUT, rising edge
Delay time, FB–SS to OUT, falling edge
IFB = –100 mA,
FB–SS Pulsed = 2 V,
FB–SS Pulsed = 2 V,
–6.8
40
–7.2
70
ns
ns
50
85
NOTES: 1. OUT Low, nominal of 0.7 V reflects the 3 Ω DMOS ON resistance plus 4 Ω R
.
SERIES
2. OUT High (VDD–OUT), nominal of 0.56 V reflects the 10 Ω HVPMOS ON resistance plus 4 Ω R
.
SERIES
3. The override V
DD
voltage for shutting off the bias regulation is 100 mV higher than the bias regulator voltage.
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
A
C
C
A
2
9
N
6
C
1
E
,
U C C 3 9 6 1
M
ą
D
V
D
P
R
I
A
RYĆ
S
I
D
E
S
TA
R
T
U
P
CO NT RO L LE R
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
AGND
7
This pin is the reference point for grounding all analog functions and must be kept as clean as possible from all
switching noise. It should be connected to PGND in only one location as close to the IC as practical.
CS
9
4
I
I
Pulse-by-pulse and shutdown overcurrent sense input pin
Control input for the signal from a secondary–side PWM controller
Drive pin for the MOSFET power switch
FB
OUT
OVS
11
1
O
This pin is used with an external resistor divider of VIN to terminate operation if a voltage is sensed above the
internal 4 V threshold. Activation sets the shutdown latch that requires recycling the voltage on VDD to restart.
I
PGND
REF
10
6
This power ground for the PWM output stage conducts any current transients from the power switch gate drive. It
should be closely bypassed to VDD and connected to AGND in only one location as close to the IC as possible.
This is a 5-V output usable with external loads of up to 10 mA. This voltage is also the source for all internal
analog threshold settings and should be bypassed with a minimum of 0.1-µF capacitance to AGND.
O
RT
SD
SS
5
2
3
I
I
Sets the free-running startup oscillator frequency
Input to the shutdown circuit
The pin implements the primary-side soft-start function. This is the connection point for an external capacitor that
determines the rate of increase in commanded pulse width for the power switch at startup. It also serves as the
ac ground return for the feedback pulse transformer to provide a tracking bias for the FB input.
I
START
UVS
13
14
O
I
Used to develop a regulated 12 V at VDD and thereby minimize or eliminate continuous current drain
This pin is used with an external resistor divider of Vin to terminate operation if a voltage is sensed below the
internal 4-V threshold. Activation maintains the circuit in shutdown with the soft-start capacitor clamped low.
VDD
VS
12
8
I
I
Power input connection for all control circuitry
Volt-second clamp
detailed descriptions
current sense (CS)
This is the pulse-by-pulse and shutdown overcurrent sense input pin. This current-sense pin triggers a
pulse-by-pulse termination anytime a 1.0-V threshold is exceeded while a signal in excess of 1.375 V on this
pin initiates a complete shutdown. Each activation of pulse-by-pulse termination also sends a current pulse to
the SD pin where an external capacitor can be used to provide a delayed shutdown. Since the CS pin can be
noise sensitive, it is good practice to insert a small low-pass RC filter between this pin and the current sensor.
feedback (FB)
This is the control input for the signal from a secondary-side PWM controller whose pulse-width command has
been differentiated by the feedback pulse-edge transformer into positive start and negative stop pulses. These
signals are used to turn on and turn off the primary power switch and must have an amplitude of at least
V
±2.0V (4 V peak-to-peak) for at least 25 ns per pulse and no more than 200 ns per pulse. The maximum
SS
amplitude allowed on this pin is V ± 7.0 V.
SS
output drive (OUT)
This is the drive pin for the MOSFET power switch and sinks (1.5 A) and sources (0.75 A) fast, high-current
gate-drive pulses. During shutdown, this pin is self–biased to an active low state. A minimum of 4 W should
be added in series with the output to ensure that the on-chip driver safe operating area is not exceeded. (Data
from the IRF820/830/840 family of MOSFETs, commonly available in the TO–220 package, is used to derive
this value. The gate charge needed to provide full enhancement was used to establish an equivalent
capacitance of up to 4000 pF.)
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
C
R
C
T
2
U
9
6
P
1
,
U C C 3 9 6 1
C ON TR O LL ER
ą
A
D
VA
N
C
E
D
P
R
I
M
A
RYĆ
S
I
D
E
S
TA
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
timing resistor (RT)
A resistor from this pin to AGND establishes a current,
2 V
RT
I
+
SET
that is mirrored internally for several functions. It establishes the free-running startup switching frequency with
an internal capacitor according to the relationship,
9
8.0 10
fs +
RT
The startup oscillator has a rise and fall time set to limit the duty-cycle of the power switch to a maximum of 72%,
a limit that is maintained even after the feedback signal takes command. The range of RT is 22.2 kΩ to 133 kΩ,
giving a free-run frequency range range of 60 kHz to 360 kHz, respectively. Variations in the free-running
oscillator frequency overtemperature are very small. The typical temperature coefficient is –40 Hz per degree
Celsius, measured at 150 kHz.
shutdown (SD)
This pin is the input to the shutdown circuit. Like OVS, this pin also sets the shutdown latch when a threshold
above 4 V is exceeded. The primary intent of this input is to allow the use of an external capacitor to program
a delay between the onset of current limiting and the issuance of a shutdown command by integrating current
pulses that appear on this pin with each activation of the CS input. This pin is pulled low with a current sink of
0.33/RT when there is no CS signal. The shutdown function can be disabled by connecting SD pin to AGND.
soft-start (SS)
The pin implements the primary-side soft-start function. This is the connection point for an external capacitor
that determines the rate of increase in commanded pulse width for the power switch at startup. It also serves
as the ac ground return for the feedback pulse transformer to provide a tracking bias for the FB input.
start bias regulator (START)
In conjunction with an external depletion-mode N-channel FET, such as the Supertex DN2530, this pin can be
used to develop a regulated voltage of 12 V at VDD and thereby minimize or eliminate continuous current drain
when starting from a variable high voltage source. If this function is unused, this pin can be left open.
power (VDD)
This is the power input connection for all the control circuitry and, in addition, conducts all the gate charge current
for the power FET. It should be closely bypassed with at least 1.0-µF to PGND and 1.0-µF to AGND. This pin
is internally shunt regulated to clamp at 17.5V to protect the internal components so if a voltage source above
this value is possible, external current limiting must be provided.
volt-second clamp (VS)
This pin provides a volt–second clamp for the operation of the transformer–driving power switch with the aid
of an external capacitor to ground and a high value resistor to the transformer’s voltage source (Vin). With the
initiation of each power pulse, the circuit releases an internal grounding clamp across the capacitor allowing
it to charge with a current from the resistor proportional to the input voltage. If this pin reaches 4 V prior to output
termination from other control functions, then this ends the power pulse.
T
+ 1.61 R
u 100 W
C
VS
VS
VS
R
VS
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
A
C
C
A
2
9
N
6
C
1
E
,
U C C 3 9 6 1
M
ą
D
V
D
P
R
I
A
R
Y
Ć
S
I
D
E
S
TA
R
T
U
P
C
O NT RO L LE R
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
pin descriptions (continued)
UNDER–VOLTAGE
UVS 14
VDD REG
+
12 V
13 START
4 V
10 / 8 V
UVLO
SOFT
START
S/D
LATCH
OVER–VOLTAGE
12 VDD
OVS
VS
1
8
1 V
VOLT–SEC
LMT
Q
Q
R
4 V
REF
GEN
5.0 V
6
VREF
S
17 V
PWM
LATCH
PWM DRIVE
STOP
1 V
11 OUT
10 PGND
+
R
Q
FB
4
1 V
START
S
Q
5 V
+
SD
1.375 V
CURRENT
LIMIT
ISS
S/S
PWM
9
CS
SS
RT
3
5
5V
HI
LO
5 V
1.0V
ISD
HI
LO
ISD
10
2 ISS
SYNC
MAX D/C
OSCILL
CLK
SHUT DOWN
4V
RAMP
CT
AGND
7
2
SD
UDG–00160
Figure 1. Block Diagram
DETAILED DESCRIPTION
start-up oscillator
The RT pin is connected to an internal 2.0 V nominal, unity-gain closed-loop amplifier that is referenced to a
voltage divider off the 5.0-V reference. When a 22.2-kΩ resistor is connected from the RT pin to GND an
approximate I
= 90µA internal current is realized that charges the internal oscillator capacitor that is
RT
approximately 58 pF. I = 90µA produces a maximum free running oscillator frequency of 360 KHz at a 72%
duty cycle. When a 133.3-kΩ resistor is connected from the RT pin to GND an approximate I = 15 mA internal
RT
RT
current is realized that produces a minimum free running oscillator frequency of 60 KHz at approximately 72%
duty cycle. This maximum duty cycle is setup by on-chip MOSFET current mirrors that are not programmable.
Any frequency between these two limits (6:1 maximum to minimum frequency) is obtainable by linearly scaling
the RT resistance between the minimum 22.2-kΩ and maximum 133.3-kΩ values. The secondary-side PWM
frequency should be fixed at (1 / 0.9) or 1.11 times the user programmed primary-side free running oscillator
frequency for proper primary-side synchronization. Therefore, in all cases the recommended secondary-side
synchronization frequency shall be 1.11 times higher than the selected primary-side free running startup
frequency. Taking into consideration the two extreme limits for primary-side free running startup frequency, the
secondary-side operating frequency should be set between 400 kHz and 67 kHz.
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
C
R
C
T
2
U
9
6
P
1
,
U C C 3 9 6 1
C ON TR O LL ER
ą
A
D
VA
N
C
E
D
P
R
I
M
A
RYĆ
S
I
D
E
S
TA
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
DETAILED DESCRIPTION
soft start
The soft-start section contains all the circuitry required to produce a user programmable slowly increasing PWM
duty cycle, starting from 0% to a maximum of 72%. The soft-start cycle is triggered either by the initial
primary-side startup procedure or after any one of three user-programmable fault conditions and one fixed-fault
condition. The PWM duty cycle increases according to the charge rate of an user selectable external soft-start
capacitor, connected from the SS pin to GND. The SS capacitor is charged by a nominal 7-µA internal current
source.
Voltage comparators referenced to a 4.0-V threshold monitor the OVS pin, SD pin and the UVS pin and trigger
a soft-start cycle when a fault condition is detected on any of these pins. Should the CS pin rise in voltage above
1.375 V a soft-star cycle is also triggered. The soft-start cycle disables the output driver OUT and holds it in the
low state until the capacitor connected from the SS pin to GND is discharged below 1.0 V by an internal 5-µA
current sink. After this discharge period the PMW output OUT is enabled and the duty cycle is allowed to slowly
increase as before.
synchronization
The SS pin and the FB pin accept the secondary side of a small-signal synchronization transformer. A
series-blocking capacitor inserted in the primary-side of the synchronization transformer is intended to
differentiate the square-wave gate drive output of the secondary-side PWM controller while preventing the
transformer from saturation. The SS capacitor also provides an ac GND at the SS pin or the synchronization
transformer secondary. The small signal synchronization transformer provides galvanic isolation between
primary and secondary side and must have adequate voltage breakdown rating between the primary and
secondary windings.
Two comparators, with an approximate 1.0-V offset each, are connected to the FB pin to provide plus and minus
differential voltage comparison with a 2.0-V deadband between the FB and SS pins. The 2.0-V deadband
prevents inductive backswing of the small signal transformer from giving false secondary-side pulse-edge
detection.
Enough energy must be coupled into the comparator differential inputs to ensure reliable comparator switching.
This requires sufficient voltage overdrive above the 1.0-V comparator threshold and a specified transformer
circuit time constant to provide a minimum synchronization pulse width.
On receiving the first recognizable negative going voltage pulse (turnoff command) generated from the falling
edge of the differentiated square-wave gate drive signal on the secondary-side, the PWM latch is reset and a
synchronization latch is set. After this event all primary-side PMW driver output is slaved to the secondary-side
driver output in both frequency and duty cycle. The triggering of a soft-start cycle by a fault condition resets the
synchronization latch to again allow the internal startup oscillator to control the PWM latch.
pulse-width modulation
The PWM section consists of a reset dominant SR latch with necessary logical gating on the SET input to allow
control from the free running startup oscillator until feedback from the secondary-side PWM gate drive output
is detected. After the occurrence of detectable feedback from the secondary-side gate driver, the control of the
primary-side PWM latch is handed off to the secondary-side PWM controller. A nine-input OR gate on the PWM
latch reset dominant input allows the numerous fault conditions to reset the PWM latch and control from either
the startup oscillator or feedback from the secondary-side PWM output driver.
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
A
C
C
A
2
9
N
6
C
1
E
,
U C C 3 9 6 1
M
ą
D
V
D
P
R
I
A
RYĆ
S
I
D
E
S
TA
R
T
U
P
CO NT RO L LE R
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
DETAILED DESCRIPTION
undervoltage lockout
The undervoltage lockout (UVLO) circuit enables normal operation after VDD exceeds the 10.0-V turnon
threshold and permits operation until VDD falls below the 8-V turnoff threshold. While activated, the UVLO circuit
holds the PWM gate driver output (OUT) and the internal-reference buffer amplifier output REF low. To ensure
proper soft-start and to prevent false SD detection, internal N-channel MOSFET switches discharge external
capacitors connected to the SS and SD pins during undervoltage conditions.
voltage reference
The 5-V internal reference is connected to the REF pin and must be bypassed using a good quality,
high-frequency capacitor. This 5-V reference is not available externally while the chip is disabled by the
undervoltage lockout circuit.
current sensing
The current sense (CS) circuit monitors the voltage across a ground referenced current sense resistor,
connected between the source of the external power MOSFET and GND. The signal amplitude at the CS pin
is compared to two thresholds (1.0 V, and 1.375 V respectively) by two independent voltage comparators.
A voltage level greater than 1.0 V, but less than 1.375 V, sets the reset dominant shutdown latch and resets
the PWM latch. The SD latch is reset by the startup oscillator arriving at its 4.0 V compare threshold. When the
SD latch is set, a scaled current, I
between the SD pin and GND. When the SD latch is reset, a scaled current I = (1/10)*(1/6) ×(IRT), discharges
the user-selected capacitor connected between the SD pin and GND.
= –(1/6) × (I ), charges an user-selected external capacitor connected
SD
RT
SD
A current-sense voltage greater than 1.375 V immediately triggers a SD event and also reset the PWM latch.
During the off period of the PWM latch, any capacitance connected to the CS pin is discharged to GND potential
by an internal 800-Ω device.
volt-second clamp
The volt-second (VS) clamp circuit monitors the voltage at the VS pin produced by an external-series RC circuit.
The resistor is connected from the HV primary-side power input, that is derived from the rectified line voltage,
to the VS pin. The capacitor is from the VS pin to GND and being charged by the resistor during the on-time
of the OUT driver. The resulting exponential voltage at the VS pin is monitored by a voltage comparator with
a 4.0-V threshold. Should the voltage at the VS pin exceed 4.0-V, the PWM latch is reset, and as a result the
output drive signal is terminated. This RC circuit can be tailored to prevent the power transformer from saturation
by effectively limiting the applied maximum volt-second product across the primary winding. During the off
period of the PWM output driver the VS capacitor is discharged to GND potential by an internal switch with 800Ω
on resistance.
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
C
R
C
T
2
U
9
6
P
1
,
U C C 3 9 6 1
C ON TR O LL ER
ą
A
D
V
A
N
C
E
D
P
R
I
M
A
RYĆ
S
I
D
E
S
TA
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
DETAILED DESCRIPTION
start regulator and VDD clamp
To facilitate the primary-side startup, a V
= 12V voltage regulator may be implemented by using an external
DD
depletion-mode FET. The gate of this device is then connected to the START pin, the source terminal is attached
to the VDD pin, and the drain is tied to the HV primary-side power input that is derived from the rectified line
voltage. An auxiliary bootstrap winding off the main power transformer can be used to generate a bias voltage
greater than 12 V, that effectively shuts down the 12-V regulator and increase the efficiency of the biasing
solution during normal operation.
To ensure that the absolute-maximum voltage ratings of internal devices are not violated, an internal-shunt
voltage regulator is provided to clamp the VDD pin at a nominal 17.5-V maximum voltage. Similarly to other
shunt or Zener-like voltage regulator circuits, the current through the internal VDD clamp must be limited below
the maximum current level indicated in the datasheet. In addition to limiting the current through the clamp circuit,
the maximum power dissipation capability of the particular package used in the application must be considered.
OUT driver
An internal output driver (OUT) is provided to drive the gate of an external N–channel power MOSFET. The
output driver consists of a nominal 4.0-W ON-resistance P-channel MOSFET for turn-on, and a nominal 2.0-Ω
ON resistance DMOS FET utilized during the turn–off of the external MOSFET transistor. An external series gate
resistance is specified to maintain an acceptable safe operating area (SOA) for the DMOS device of the internal
output driver. As discussed in the UVLO section of this datasheet, the undervoltage lockout (UVLO) circuit holds
the PWM gate driver output low while UVLO conditions exists.
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
A
C
C
A
2
9
N
6
C
1
E
,
U C C 3 9 6 1
M
ą
D
V
D
P
R
I
A
RYĆ
S
I
D
E
S
TA
R
T
U
P
CO NT RO L LE R
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
APPLICATION INFORMATION
The evaluation circuit of UCC3961 as the primary-side startup circuit and UCC38C45 as the secondary-side
controller is shown in Figure 2.
UP4–101
MUR610
OUT
V
IN
470 F
470 F
µ
µ
MUR110
10
Ω
IRF530
1 k
Ω
0.5
Ω
4.7 k
Ω
36 k
Ω
UCC38C45
VREF COMP 1
12 V
0.1 F 36 k
µ
Ω
22 k
27 k
Ω
Ω
8
7
6
5
FB
CS
RT
2
3
4
VDD
OUT
GND
6.2 k
Ω
1 nF
0.1 F
µ
3.9 k
Ω
10 k
Ω
4.7 F
µ
6.8 k
Ω
UCC3961
14 UVS OVS
1000 pF
1000 pF
1
2
3
4
5
6
0.1 F
µ
12 V
13 START
12 VDD
SD
SS
2.7 nF
200
Ω
L = 5.4 H
µ
M
11 OUT
FB
1 F
µ
10 PGND
ISET
REF
AGND
1 F
µ
300
Ω
9
8
CS
VS
RT
80 k
Ω
0.1 F
µ
7
100 pF
UDG–99041
Figure 2. Evaluation Circuit of UCC3961
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
C
R
C
T
2
U
9
6
P
1
,
U C C 3 9 6 1
C ON TR O LL ER
ą
A
D
VA
N
C
E
D
P
R
I
M
A
RYĆ
S
I
D
E
S
TA
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
APPLICATION INFORMATION
pulse edge transmission circuit
The UCC3961 uses a pulse-edge-transmission (PET) circuit to transmit isolated gate-pulse information from
the secondary-side controller. It is important for the PET circuit to have proper frequency response and
adequately high damping (low Q-factor) in order to prevent excessive overshoot. The circuit is shown in
Figure 3.
25 ns < T < 200 ns
C1
R1
VFB
FB
UCC3961
SS
4
3
+
V2P
0
R2
VSS+1.0
VSS
VSS–1.0
t
SECONDARY
GATE PULSE
C
SS
L
M
25 ns < T < 200 ns
Figure 3. Pulse Edge Transmission Circuit
The pulse width measured at the FB pin must be between 25 ns when measured at 1 V above the soft-start
voltage and and 200 ns when measured at 1 V below the soft-start voltage. The FB voltage must not be
overdriven by more than 5 V above or 5 V below the soft-start voltage. In order to prevent false triggering, the
FB voltage must not ring below the soft-start voltage by more than ±0.9 V. This can be met if the PET circuit has
a resonant frequency of 880 kHz and a Q of 0.25. The following values meet the specifications for a 12-V
secondary-gate pulse signal, over the full range of UCC3961 operating frequencies.
T1
R1
C1
R2
1:1 turns ratio, LM = 5.4-µH, Ferronics 11–622J, N1 = N2 = 4 turns
300 Ω
2700 pF
200 Ω
Pulse-edge-transmission (PET) circuits in standard surface-mount packages are available from Pulse
Engineering (Part #PA0128, Part #PA0115) and from Cooper Electronic Technologies (Coiltronix),
(Part #CTX01–15157).
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
U
A
C
C
A
2
9
N
6
C
1
E
,
U C C 3 9 6 1
M
ą
D
V
D
P
R
I
A
RYĆ
S
I
D
E
S
TA
R
T
U
P
CO NT RO L LE R
SLUS431A – MAY 2000 – REVISED DECEMBER 2000
PARAMETER MEASUREMENT INFORMATION
OPERATING WAVEFORMS
DURING OVERLOAD
NORMAL OPERATING WAVEFORMS
Figure 4
Figure 5
OPERATING WAVEFORMS
DURING NO LOAD
Figure 6
ADDITIONAL REFERENCES
1. Dennis, Mark and Michael Madigan, 50-W Forward Converter with Synchronous Rectification and
Secondary-Side Control, SEM–1300, Topic 4, Texas Instruments Literature Number SLUP002.
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
PACKAGING INFORMATION
Orderable Device
UCC2961D
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 85
-40 to 85
0 to 70
Top-Side Markings
Samples
Drawing
Qty
(1)
(2)
(3)
(4)
ACTIVE
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
D
14
14
14
14
14
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
UCC2961D
UCC2961DG4
UCC3961D
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
D
D
D
D
D
50
50
Green (RoHS
& no Sb/Br)
UCC2961D
UCC3961D
UCC3961D
UCC3961D
UCC3961D
Green (RoHS
& no Sb/Br)
UCC3961DG4
UCC3961DTR
UCC3961DTRG4
50
Green (RoHS
& no Sb/Br)
0 to 70
2500
2500
Green (RoHS
& no Sb/Br)
0 to 70
Green (RoHS
& no Sb/Br)
0 to 70
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
24-Jul-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
UCC3961DTR
SOIC
D
14
2500
330.0
16.4
6.5
9.0
2.1
8.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
24-Jul-2013
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SOIC 14
SPQ
Length (mm) Width (mm) Height (mm)
367.0 367.0 38.0
UCC3961DTR
D
2500
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明