UP1715RSA8 [UPI]
High-Efficiency Synchronous-Rectified Buck Converter;型号: | UP1715RSA8 |
厂家: | uPI Semiconductor Corp. |
描述: | High-Efficiency Synchronous-Rectified Buck Converter |
文件: | 总12页 (文件大小:189K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
uP1715R
2A, 23V, 340K High-Efficiency
Synchronous-Rectified Buck Converter
Features
General Description
The uP1715R is a high-efficiency synchronous-rectified
buck converter with internal power switch. With internal
low RDS(ON) switches, the high-efficiency buck converter
is capable of delivering 2Aoutput current over a wide input
voltage range from 4.5V to 23V. The output voltage is
adjustable from 0.8V to 20V by a voltage divider. Other
features for the buck converter include adjust soft-start,
chip enable, over-voltage, under-voltage, over-
temperature and over-current protections. It is available
in a space saving SOP-8L package.
4.5V to 23V Input Voltage Range
Adjustable Output from 0.8V to 20V
2A Output Current
Accurate Reference: 0.8V ( + 1.5%)
Up to 93% Conversion Efficiency
Integrated Low RDS(ON) Upper and Lower MOSFET
Switches: 130mΩ
Current Mode PWM Operation
Constant 340kHz Fixed-Frequency Operation
Programmable Soft-Start
Applications
Battery-Powered Portable Devices
Integrated Boot Diode
MP3 Players
Over Voltage and Under Voltage Protection
Over Temperature and Over Current Protection
SOP-8L Package
Digital Still Cameras
Wireless and DSL Modems
Personal Information Appliances
802.11 WLAN Power Supplies
FPGA/ASIC Power Supplies
Laptop, Palmtops, Notebook Computers
Portable Information Appliances
RoHS Compliant and Halogen Free
Pin Configuration
BOOT
VIN
1
2
3
4
8
7
6
5
SS
EN
LX
COMP
FB
Ordering Information
GND
Order Number
uP1715RSA8
Package Type
SOP-8L
Top Marking
uP1715R
SOP - 8L
Note: uPI products are compatible with the current IPC/
JEDEC J-STD-020 requirement. They are halogen-free,
RoHS compliant and 100% matte tin (Sn) plating that are
suitable for use in SnPb or Pb-free soldering processes.
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
1
uP1715R
Typical Application Circuit
VIN
4.5V~23V
VIN
EN
BOOT
LX
L1
REN
100K
CBOOT
10nF
VOUT
R1
CIN
10uFx2
C3
Option
SS
FB
CSS
0.1uF
C1
COUT
22uFx2
GND COMP
R2
C2
R3
VIN
VOUT
1V
L1
COUT
R1
1.5K
3K
R2
R3
C1
C2
N/A
N/A
68pF
N/A
N/A
12V
12V
12V
12V
12V
3.3uH
3.3uH
6.8uH
10uH
10uH
22uF*2
22uF*2
22uF*2
22uF*2
22uF*2
18K
10K
10K
10K
10K
6.2K
7.5K
15K
6.8K
13K
6.8nF
6.8nF
2.2nF
3.9nF
3.3nF
1.2V
2.5V
3.3V
5V
16.9K
26.1K
45.3K
2
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
uP1715R
Functional Pin Description
Pin No. Pin Name
Pin Function
Bootstrap Supply for the Floating Upper Gate Driver. Connect the bootstrap capacitor
CBOOT between BOOT pin and the LX pin to form a bootstrap circuit. The bootstrap capacitor
provides the charge to turn on the upper MOSFET. Typical value for CBOOT is 10nF or greater.
Ensure that CBOOT is placed near the IC.
1
2
BOOT
VIN
Power Supply Input. Input voltage that supplies current to the output voltage and powers the
internal control circuit. Bypass the input voltage with a minimum 10uFx2 X5R or X7R ceramic
capacitor.
Internal Switches Output. Connect this pin to the output inductor.
Ground. Ground of the buck converter.
3
4
LX
GND
Switcher Feedback Voltage. This pin is the inverting input of the error amplifier. FB senses
the switcher output through an external resistor divider network.
5
6
FB
Compensation. This pin is output of the error amplifier. The current comparator threshold
increases with this control voltage. Connect a RC network to ground for controlling loop
compensation.
COMP
Buck Converter Enable (Active High). A logic low forces the converter into shutdown mode
reducing the supplycurrent to less than1uA. Attachthis pinto VIN witha 100kΩ pull up resistor
for automatic startup.
7
8
EN
SS
Soft-Start Control Pin. Connect a softstart capacitor CSS to this pin. Leave open for no soft-
start application. The softstart capacitor is discharged to ground when EN pin is low.
Functional Block Diagram
VIN
Internal
Regulator
Vcc VA
VA
Current
Slope
Current Limit
Detector
Sense
Compensation
BOOT
VREF
Driver
Control Logic
LX
SS
6uA
Over/Under
Voltage
OSC &
Shutdown
Control
FB
Protection
ENGN
D
COMP
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
3
uP1715R
Functional Description
The integrated high efficiency synchronous-rectified buck
converter with internal power switches. With internal low
RDS(ON) switches, it is capable of delivering 2A output
current over a wide input voltage range from 4.5V to 23V.
The output voltage is adjustable from 0.8V to 20V by a
voltage divider. Other features include Programmable soft-
start, chip enable, overvoltage, under-voltage, over-
temperature and over-current protections.
Main Control Loop
The uP1715R adopts slope-compensated, current mode
PWM control. During normal operation, the uP1715R
operates at PWM mode to regulate output voltage by
transferring the power to the output voltage cycle by cycle
at a constant frequency. The uP1715R turns on the upper
switch at each rising edge of the internal oscillator allowing
the inductor current to ramp up linearly. The switch remains
on until either the current limit is tripped or the PWM
comparator turns off the switch for regulating output
voltage.
Input Supply Voltage, VIN
VINsupplies current to internal control circuits and output
voltages. The supply voltage range is from 4.5V to 23V. A
power on reset (POR) continuously monitors the input
supply voltage. The POR level is typically 4.2V at VIN
rising. The buck converter draws pulsed current with sharp
edges each time the upper switch turns on, resulting in
voltage ripples and spikes at supply input. A minimum
10uFx2 ceramic capacitor with shortest PCB trace is highly
recommended for bypassing the supply input.
The lower switch turns on with optimal dead time and picks
up the inductor current after the upper switch turns off
allowing the inductor current to ramp down linearly. The
switch remains on until the next rising edge of oscillator
turns on the upper switch. The uP1715R regulates the
output voltage by controlling the ramp up/down duty cycle
of inductor current. The high frequency switching ripple is
easily smoothed by the output filter.
Chip Enable/Disable and Soft Start
The upper switch current is sensed, slope compensated
and compared with the error amplifier output COMP to
determine the adequate duty cycle. The feedback voltage
VFB is sensed through a resistive voltage divider and
regulated to internal 0.8V reference voltage. The error
amplifier amplifies and compensates voltage variation to
get appropriate COMP pin voltage.
Pulling EN pin lower than 0.4V shuts down the buck
converter and reduces its quiescent current lower than
1uA. In the shutdown mode, both upper and lower
switches are turned off. Pulling EN pin higher than 2.7V
enables the buck converter and initiates the soft start cycle.
The uP1715R features programmable soft start function
to limit the inrush current from supply input by a soft start
capacitor CSS connected to SS pin as shown in Figure
1.The CSS is charged to VINby a 6uAcurrent source when
EN pin is taken high. The VSSE voltage is clamped to VSS
with a threshold voltage of NMOSFET.
When the load current increases, it causes a slight
decrease in the feedback voltage relative to the 0.8V
reference, which in turn, causes the error amplifier output
voltage to increase until the average inductor current
matches the new load current.
The error amplifier is a tri-input device. VSSE or VREF
whichever is smaller dominates the non-inverting inputs
of the error amplifier. The VSSE voltage starts ramping up
when VSS is higher than about 0.7V. The VFB voltage will
follow the VSSE and ramp up linearly. When VSSE is higher
than VREF, the uP1715R asserts soft start end and the VFB
voltage is regulated to VREF. Soft start end also initiates
the output under voltage protection.
Output Voltage Setting and Feedback Network
For the adjustable output version, the output voltage can
be set from VREF to VIN by a voltage divider as:
R1+ R2
VOUT = 0.8V ×
R2
The internal VREF is 0.8V with 1.5% accuracy. In real
applications, a 22pF feed-forward ceramic capacitor is
recommended in parallel with R1 for better transient
response.
VIN
Over Temperature Protection
6uA
SS
The OTP is triggered and shuts down the uP1715R if the
junction temperature is higher than 160OC. The OTP is a
non-latch type protection. The uP1715R automatically
initiates another soft start cycle if the junction temperature
drops below 130OC.
VSS
VSSE
VREF
FB
COMP
Figure 1. uP1715R Soft Start
4
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
uP1715R
Absolute Maximum Rating
(Note 1)
Supply Input Voltage, VIN ----------------------------------------------------------------------------------------- -0.3V to +25V
LX Pin Voltage
DC -------------------------------------------------------------------------------------------------------------- -0.3V to +(VIN +0.3V)
<50ns ------------------------------------------------------------------------------------------------------------------ -3.5V to +28V
BOOT Pin Voltage ----------------------------------------------------------------------------------------------------- -0.3V to (LX + 6.0V)
Other Pins ------------------------------------------------------------------------------------------------------------------------ -0.3V to 6V
Storage Temperature Range ---------------------------------------------------------------------------------------------- -65OC to +150OC
Junction Temperature -------------------------------------------------------------------------------------------------------------------- 150OC
Lead Temperature (Soldering, 10 sec) ------------------------------------------------------------------------------------------------ 260OC
ESD Rating (Note 2)
HBM (Human Body Mode) -------------------------------------------------------------------------------------------------------- 2kV
MM (Machine Mode) ---------------------------------------------------------------------------------------------------------------- 200V
Thermal Information
Package Thermal Resistance (Note 3)
SOP-8L θJA ------------------------------------------------------------------------------------------------------------------- 160°C/W
SOP-8L θJC -------------------------------------------------------------------------------------------------------------------- 39°C/W
Power Dissipation, PD @ TA = 25°C
SOP-8L ------------------------------------------------------------------------------------------------------------------------------ 0.62W
Recommended Operation Conditions
(Note 4)
Operating Junction Temperature Range------------------------------------------------------------------------------ -40OC to +125OC
OperatingAmbient Temperature Range --------------------------------------------------------------------------------- -40OC to +85OC
Electrical Characteristics
(VIN = 12V, TA = 25OC, unless otherwise specified)
Parameter
Symbol
Test Conditions
Min Typ Max Units
Supply Current
Supply Current
VEN = 3.0V, VFB = 1.0V
VEN = 0V
0.8
0
1.3
0.3
4.2
1.5
3
mA
uA
V
Shutdown Supply Current
Input Under Voltage Lockout Threshold
VIN rising
4
4.4
Input Under Voltage Lockout Threshold
Hysteresis
--
350
--
mV
Reference
Feedback Voltage
VFB
4.75V < VIN< 23V
0.788 0.800 0.812
V
Error Amplifier Voltage Gain
Error Amplifier Transconductance
AEA
--
400
820
--
V/V
GEA ΔIC = +/-10uA
600
950 uA/V
-- A/V
COMP to Current Sense
Transconductance
GCS
--
3.6
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
5
uP1715R
Electrical Characteristics
Parameter
Symbol
Test Conditions
Min Typ Max Units
Power Switches
Hide-Side Switch On Resistance RDS(ON)
90
90
130
130
170
170
mΩ
mΩ
Low-Side Switch On Resistance
RDS(ON)
High-Side Switch Leakage
Current
V
EN = 0V, VSW = 0V
--
0
10
uA
Upper Switch Current Limit
Lower Switch Current Limit
Oscillator
Minimum Duty Cycle
From Drain to Source
3.4
--
4
5.5
--
A
A
1.1
Oscillation Frequency
FOSC1
300
80
340
100
380
120
kHz
kHz
Short Circuit Oscillation
Frequency
FOSC2 VFB = 0V
Maximum Duty Cycle
Minimum On Time
Logic Input
DMAX
TON
V
FB = 1.0V
85
90
95
%
170
220
270
ns
EN Threshold Voltage
EN Voltage Hysteresis
Soft Start
V
EN Rising
1.7
--
1.9
2.1
--
V
300
mV
Soft-Start Current
VSS = 0V
SS = 0.1uF
5.5
--
6.0
15
6.5
--
uA
Soft-Start period
C
ms
Protection
FB Over Voltage Protection
Over-Temperature Protection
Over-Temperature Hysteresis
0.9
--
1.1
160
30
1.3
--
V
OC
OC
--
--
Note 1. Stresses listed as the above Absolute Maximum Ratings may cause permanent damage to the device.
These are for stress ratings. Functional operation of the device at these or any other conditions beyond
those indicated in the operational sections of the specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may remain possibility to affect device reliability.
Note 2. Devices are ESD sensitive. Handling precaution recommended.
Note 3. θJA is measured in the natural convection at TA = 25°C on a low effective thermal conductivity test board of
JEDEC 51-3 thermal measurement standard.
Note 4. The device is not guaranteed to function outside its operating conditions.
6
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
uP1715R
Typical Operation Characteristics
Power On Waveforms
Power On Waveforms
VIN (10V/Div)
VIN (10V/Div)
VOUT (2V/Div)
LX (10V/Div)
VOUT (2V/Div)
LX (10V/Div)
ILX (2A/Div)
ILX (500mA/Div)
10ms/Div
10ms/Div
VIN = 12V, VOUT = 3.3V, IOUT = 0A
VIN = 12V, VOUT = 3.3V, IOUT = 2A
Turn On Waveforms
Turn On Waveforms
EN (5V/Div)
EN (5V/Div)
VOUT (2V/Div)
LX (10V/Div)
VOUT (2V/Div)
ILX (500mA/Div)
LX (10V/Div)
ILX (2A/Div)
10ms/Div
10ms/Div
VIN = 12V, VOUT = 3.3V, IOUT = 0A
VIN = 12V, VOUT = 3.3V, IOUT = 2A
Turn Off Waveforms
Turn Off Waveforms
EN (5V/Div)
EN (5V/Div)
VOUT (2V/Div)
LX (10V/Div)
VOUT (2V/Div)
LX (10V/Div)
ILX (2A/Div)
ILX (500mA/Div)
200ms/Div
VIN = 12V, VOUT = 3.3V, IOUT = 0A
20us/Div
VIN = 12V, VOUT = 3.3V, IOUT = 2A
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
7
uP1715R
Typical Operation Characteristics
Steady State Waveforms
Steady State Waveforms
VIN (100mV/Div)
VIN (20mV/Div)
VOUT (20mV/Div)
LX (10V/Div)
VOUT (20mV/Div)
LX (10V/Div)
ILX (2A/Div)
ILX (5A/Div)
2us/Div
2us/Div
VIN = 12V, VOUT = 3.3V, IOUT = 0A
VIN = 12V, VOUT = 3.3V, IOUT = 2A
Load Transient Test Waveforms
Efficiency vs. Output Current
100
VIN = 5V
90
80
VOUT (100mV/Div)
LX (10V/Div)
VIN = 12V
VIN = 18V
70
60
50
40
30
20
10
0
ILX (2A/Div)
0
0.2 0.4 0.6 0.8
1
1.2 1.4 1.6 1.8
2
100us/Div
Output Current (A)
VIN = 12V, VOUT = 3.3V, IOUT = 1A~2A
VIN = 5V~18V, VOUT = 3.3V, IOUT = 0A~2A
Output Voltage vs. Output Current
Frequency vs. Output Current
3.370
3.365
3.360
3.355
3.350
3.345
3.340
360
355
350
345
340
335
330
0.0
0.4
0.8
Output Current (A)
VIN = 12V, VOUT = 3.3V, IOUT = 0A~2A
1.2
1.6
2.0
0
0.4
0.8
Output Current (A)
VIN = 12V, VOUT = 3.3V, IOUT = 0A~2A
1.2
1.6
2
8
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
uP1715R
Application Information
Output Inductor Selection
The capacitor with low ESR (equivalent series resistance)
provides the small drop voltage to stabilize the input
voltage during the transient loading. For input capacitor
selection, the ceramic capacitor larger than 10uFx2 is
recommend. The capacitor must conform to the RMS
current requirement. The maximum RMS ripple current is
calculated as:
Output inductor selection is usually based the
considerations of inductance, rated current value, size
requirements and DC resistance (DCR).
The inductance is chosen based on the desired ripple
current. Large value inductors result in lower ripple
currents and small value inductors result in higher ripple
currents. Higher VIN or VOUT also increases the ripple
current as shown in the equation below. A reasonable
starting point for setting ripple current is ΔIL = 900mA(30%
of 3000mA). For most applications, the value of the
inductor will fall in the range of 1uH to 10uH.
V
OUT ×(V − VOUT )
IN
IIN(RMS) = IOUT(MAX)
×
V
IN
This formula has a maximum at VIN = 2xVOUT, where
IIN(RMS) = IOUT(MAX)/2. This simple worst-case condition is
commonly used for design because even significant
deviations do not offer much relief. Note that the capacitor
manufacturer’s ripple current ratings are often based on
2000 hours of life. This makes it advisable to further derate
the capacitor, or choose a capacitor rated at a higher
temperature than required. Always consult the
manufacturer if there is any question.
VOUT
1
ΔIL =
× VOUT (1−
)
f
OSC ×LOUT
V
IN
Maximum current ratings of the inductor are generally
specified in two methods: permissible DC current and
saturation current. PermissibleDC current is the allowable
DC current that causes 40OC temperature raise. The
saturation current is the allowable current that causes 10%
inductance loss. Make sure that the inductor will not
saturate over the operation conditions including
temperature range, input voltage range, and maximum
output current. If possible, choose an inductor with rated
current higher than 3.4A so that it will not saturate even
under current limit condition.
Output Capacitor Selection
The integrated buck converter is specifically design to
operate with minimum 22uFx2 X5R or X7R ceramic
capacitor. The value can be increased to improve load/
line transient performance. Y5V dielectrics, aside from
losing most of their capacitance over temperature, they
also become resistive at high frequencies. This reduces
their ability to filter out high frequency noise.
The size requirements refer to the area and height
requirement for a particular design. For better efficiency,
choose a low DC resistance inductor. DCR is usually
inversely proportional to size.
The ESR of the output capacitor determines the output
ripple voltage and the initial voltage drop following a high
slew rate load transient edge. The output ripple voltage
can be calculated as:
Different core materials and shapes will change the size,
current and price/current relationship of an inductor. Toroid
or shielded pot cores in ferrite or permalloy materials are
small and don’t radiate much energy, but generally cost
more than powdered iron core inductors with similar
electrical characteristics. The choice of which style
inductor to use often depends on the price vs. size
requirements and any radiated field/EMI requirements.
1
ΔVOUT = ΔIC ×(ESR +
)
8× fOSC × COU
T
where fOSC = operating frequency, COUT = output
capacitance and ΔIC = ΔIL = ripple current in the inductor.
The ceramic capacitor with low ESR value provides the
low output ripple and low size profile. Connect a 1uF/10uF
ceramic capacitor at output terminal for good performance
and place the input and output capacitors as close as
possible to the device.
Input Capacitor Selection
The buck converter draws pulsed current with sharp edges
from the input capacitor resulting in ripple and noise at
the input supply voltage. A minimum 10uFx2 X5R or X7R
ceramic capacitor is highly recommended to filter the
pulsed current. The input capacitor should be placed as
near the device as possible to avoid the stray inductance
along the connection trace. Y5V dielectrics, aside from
losing most of their capacitance over temperature, they
also become resistive at high frequencies. This reduces
their ability to filter out high frequency noise.
Using Ceramic Capacitors
Higher value, lower cost ceramic capacitors are now
available in smaller case sizes. Their high ripple current,
high voltage rating and low ESR make them ideal for
switching regulator applications. Because the control loop
does not depend on the output capacitor’s ESR for stable
operation, ceramic capacitors can be used to achieve very
low output ripple and small circuit size.
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
9
uP1715R
Application Information
However, care must be taken when these capacitors are
used at the input and the output. When a ceramic capacitor
is used at the input and the power is supplied by a wall
adapter through long wires, a load step at the output can
induce ringing at the input, VIN. At best, this ringing can
couple to the output and be mistaken as loop instability. At
worst, a sudden inrush of current through the long wires
can potentially cause a voltage spike at VIN, large enough
to damage the part. When choosing the input and output
ceramic capacitors, choose the X5R or X7R dielectric
formulations. These dielectrics have the best temperature
and voltage characteristics of all the ceramics for a given
value and size.
6
7
Place components (RC, CC, CP, CSS and R4) as close
as possible to the IC pins and away from LX node.
To minimize parasitical capacitor couplings and
magnetic field-to-loop couplings, the power converter
should be located away from other circuitry, especially
from sensitive analog circuitry.
GND
GND
CSS
R4
CBOOT
CIN
BOOT
VIN
SS
EN
VIN
EN
CC
L
RC
VOUT
LX
COMP
Checking Transient Response
CP
GND
FB
COUT
R1
The regulator loop response can be checked by looking
at the load transient response. Switching regulators take
several cycles to respond to a step in load current. When
a load step occurs, VOUT immediately shifts by an amount
equal to (ΔIOUT x ESR), where ESR is the effective series
resistance of COUT. ΔIOUT also begins to discharge or
charge COUT, which generates a feedback error signal.
The regulator loop then acts to return VOUT to its steady
state value. During this recovery time VOUT can be
monitored for overshoot or ringing that would indicate a
stability problem.
R2
GND
GND
CFB
PCB Layout Considerations
The physical design of the PCB is the final stage in the
design of power converter. If designed improperly, the PCB
could radiate excessive EMI and contribute instability to
the power converter. Therefore, follow the PCB layout
guidelines below can ensure better performance of
uP1715.
1
The bold lines ofAP Circuit below show the main power
current paths. Keep the traces short and wide.
2
To reduce resistive of voltage drops and the number
of via, uP1715 power components (CIN, COUT and L)
should be placed on the component side of the board
and power current traces routed on its component
layer.
3
4
5
LX node supports high frequency voltage swing (dv/
dt). It should be routed small area.
Place input capacitor as close as possible to the IC
pins (VIN and GND).
Place feedback components (R1, R2, CFB) behind the
output capacitor and near the uP1715. Keep the
feedback loop area small and away from LX node.
10
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
uP1715R
Package Information
SOP-8L
4.80 - 5.00
1
1.27 BSC
0.31 - 0.51
1.75 MAX
0.10 - 0.25
Note
1.Package Outline Unit Description:
BSC: Basic. Represents theoretical exact dimension or dimension target
MIN: Minimum dimension specified.
MAX: Maximum dimension specified.
REF: Reference. Represents dimension for reference use only. This value is not a device specification.
TYP. Typical. Provided as a general value. This value is not a device specification.
2.Dimensions in Millimeters.
3.Drawing not to scale.
4.These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
11
uP1715R
Important Notice
uPI and its subsidiaries reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products
and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information
before placing orders and should verify that such information is current and complete.
uPI products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment. However, no responsibility is
assumed by uPI or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use.
No license is granted by implication or otherwise under any patent or patent rights of uPI or its subsidiaries.
COPYRIGHT (C) 2012, UPI SEMICONDUCTOR CORP.
uPI Semiconductor Corp.
Sales Branch Office
uPI Semiconductor Corp.
Headquarter
12F-5, No. 408, Ruiguang Rd. Neihu District,
Taipei Taiwan, R.O.C.
TEL : 886.2.8751.2062 FAX : 886.2.8751.5064
9F.,No.5, Taiyuan 1st St. Zhubei City,
Hsinchu Taiwan, R.O.C.
TEL : 886.3.560.1666 FAX : 886.3.560.1888
12
uP1715R-DS-F0000, Mar. 2013
www.upi-semi.com
相关型号:
©2020 ICPDF网 联系我们和版权申明