OP43B102K201CT [WALSIN]

High voltage in a given case size;


型号：	OP43B102K201CT
厂家：	Walsin Technology
描述：	High voltage in a given case size
文件：	总10页 (文件大小：3030K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

Multilayer Ceramic Capacitors

Approval Sheet

MULTILAYER CERAMIC CAPACITORS

Open-Mode Series (50V to 630V)

0805 to 1812 Sizes

X7R Dielectric

Halogen Free & RoHS Compliance

*Contents in this sheet are subject to change without prior notice.

Page 1 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

Multilayer Ceramic Capacitors

Approval Sheet

1. INTRODUCTION

WTC open-mode series MLCC is designed by a special internal electrode pattern, which can reduce voltage

concentrations by distributing voltage gradients throughout the entire capacitor. This special design also affords

open-mode pattern to prevent circuit leakage when focused to failure in a board flex situation.

2. FEATURES

3. APPLICATIONS

a. High voltage in a given case size.

b. Circuit open during product cracking.

c. High stability and reliability.

a. High current applications.

b. Power supply and related industries

c. The other mechanical stress concerned products.

4. HOW TO ORDER

102

201

Series

Size

Dielectric Capacitance Tolerance Rated voltage

Termination

Packaging

OP=Open-mode

21=0805 (2012)

31=1206 (3216)

32=1210 (3225)

43=1812 (4532)

B=X7R

Two significant K=±10%

digits followed M=±20%

by no. of zeros.

And R is in

Two significant

digits followed by

no. of zeros. And

R is in place of

decimal point.

C=Cu/Ni/Sn

T=7” reeled

G=13” reeled

place of

decimal point.

500=50 VDC

101=100 VDC

201=200 VDC

251=250 VDC

501=500 VDC

631=630 VDC

eg.:

102=10x10²

=1000pF

Page 2 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

Multilayer Ceramic Capacitors

Approval Sheet

5. EXTERNAL DIMENSIONS

Size

Inch (mm)

L (mm)

W (mm)

T (mm)/Symbol

Remark

M_B(mm)

0.80±0.10

1.25±0.10

0.80±0.10

0.95±0.10

1.25±0.10

1.60±0.20

0.95±0.10

1.25±0.10

1.60±0.20

2.50±0.30

1.25±0.10

2.00±0.20

0805 (2012)

2.00±0.15

1.25±0.10

0.40±0.20

3.20±0.15

1.60±0.15

1206 (3216)

1210 (3225)

0.50±0.20

M_B

3.20±0.20

3.20±0.30

1.60±0.20

2.50±0.20

Fig. 1 The outline of MLCC

0.50±0.25

0.60±0.25

3.20±0.40

2.50±0.30

3.20±0.30

1812 (4532) 4.50+0.5/-0.3

# Reflow soldering only is recommended.

6. GENERAL ELECTRICAL DATA

Dielectric

X7R

Size

0805, 1206, 1210, 1812

100pF to 1µF

Capacitance*

Capacitance tolerance**

Rated voltage (WVDC)

K (±10%), M (±20%)

50V, 100V, 200V, 250V, 500V, 630V

50V,100V: ≥2.5 x WVDC

200V and 250V: ≥2 x WVDC

500V,630V: ≥1.5 x WVDC

-55 to +125°C

Dielectric strength

Operating temperature

Capacitance characteristic

Termination

±15%

Ni/Sn (lead-free termination)

* Measured at 25°C ambient temperature and 30~70% r elated humidity. Apply 1.0±0.2Vrms, 1.0kHz±10%.

** Preconditioning for Class II MLCC: Perform a heat treatment at 150±10°C for 1 hour, then leave in a mbient condition for 24±2 hours

before measurement.

Page 3 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

Multilayer Ceramic Capacitors

Approval Sheet

7. CAPACITANCE RANGE

DIELECTRIC

X7R

SIZE

0805

1206

1210

1812

RATED VOLTAGE

100pF (101)

120pF (121)

150pF (151)

180pF (181)

220pF (221)

270pF (271)

330pF (331)

390pF (391)

470pF (471)

560pF (561)

680pF (681)

820pF (821)

1,000pF (102)

1,200pF (122)

1,500pF (152)

1,800pF (182)

2,200pF (222)

2,700pF (272)

3,300pF (332)

3,900pF (392)

4,700pF (472)

5,600pF (562)

6,800pF (682)

8,200pF (822)

0.010µF (103)

0.012µF (123)

0.015µF (153)

0.018µF (183)

0.022µF (223)

0.027µF (273)

0.033µF (333)

0.039µF (393)

0.047µF (473)

0.056µF (563)

0.068µF (683)

0.082µF (823)

0.10µF (104)

0.12µF (124)

0.15µF (154)

0.18µF (184)

0.22µF (224)

0.27µF (274)

0.33µF (334)

0.39µF (394)

0.47µF (474)

0.56µF (564)

0.68µF (684)

0.82µF (824)

1.0µF (105)

100 200 250 500 630 50 100 200 250 500 630 100 200 250 500 630 100 200 250 500 630

The letter in cell is expressed the symbol of product thickness.

Page 4 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

Multilayer Ceramic Capacitors

Approval Sheet

8. PACKAGING DIMENSION AND QUANTITY

Paper tape

Plastic tape

Size

Thickness (mm)/Symbol

7” reel

13” reel

7” reel

13” reel

0.80±0.10

1.25±0.10

0.80±0.10

0.95±0.10

1.25±0.10

1.60±0.20

0.95±0.10

1.25±0.10

1.60±0.20

2.50±0.30

1.25±0.10

2.00±0.20

15k

0805

10k

15k

10k

1206

1210

1812

Unit: pieces

9. INNER CONSTRUCTION OF OPEN-MODE DESIGN

M_B

Crack

Fig. 4 Floating design (one kind of

open-mode design)– circuit open

during cracking.

Fig. 2 Normal design (CP<M_B) –

Fig. 3 Open-mode design (CP>M_B) –

circuit open during cracking.

circuit leakage during cracking.

Page 5 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

Multilayer Ceramic Capacitors

Approval Sheet

10. RELIABILITY TEST CONDITIONS AND REQUIREMENTS

No.

Item

Test Condition

Requirements

1. Visual and

Mechanical

---

* No remarkable defect.

* Dimensions to conform to individual specification sheet.

2. Capacitance

3. Q/ D.F.

(Dissipation

Factor)

1.0±0.2Vrms, 1kHz±10%

* Shall not exceed the limits given in the detailed spec.

*Before initial measurement (Class II only): To apply de-aging

at 150°C for 1hr then set for 24±2 hrs at room temp .

* D.F. ≤2.5%

* D.F. ≤3% : 50V / 1206≧0.47µF

4. Dielectric

Strength

* To apply voltage:

* No evidence of damage or flash over during test.

50V, 100V

≥2.5 times VDC

≥2 times VDC

200V~300V

500V~630V

≥1.5 times VDC

* Duration: 1 to 5 sec.

* Charge & discharge current less than 50mA.

5. Insulation

Resistance

50V, 100V, To apply rated voltage for max. 120 sec.

≥10GΩ or RxC≥100Ω-F whichever is smaller.

X7R=100V: RxC≥100Ω-F

≥200V, To apply rated voltage for 60 sec.

6. Temperature

Coefficient

With no electrical load.

Within ±15%.

Operating temperature: -55~125°C at 25°C

*Before initial measurement (Class II only): To apply de-aging

at 150°C for 1hr then set for 24±2 hrs at room temp .

* Pressurizing force：

7. Adhesive

Strength of

Termination

8. Vibration

Resistance

* No remarkable damage or removal of the terminations.

5N (≤0603) and 10N (>0603)

* Test time: 10±1 sec.

* Vibration frequency: 10~55 Hz/min.

* No remarkable damage.

* Total amplitude: 1.5mm

* Cap change and Q/D.F.: To meet initial spec.

* Test time: 6 hrs. (Two hrs each in three mutually

perpendicular directions.)

*Before initial measurement (Class II only): To apply de-aging

at 150°C for 1hr then set for 24±2 hrs at room temp .

*Cap./DF(Q) Measurement to be made after de-aging at 150°C

for 1hr then set for 24±2 hrs at room temp.

9. Solderability

* Solder temperature: 235±5°C

* Dipping time: 2±0.5 sec.

95% min. coverage of all metalized area.

10. Bending Test * The middle part of substrate shall be pressurized by means * No remarkable damage.

of the pressurizing rod at a rate of about 1 mm per second until * Cap change: X7R: within ±12.5%

the deflection becomes 1 mm and then the pressure shall be

(This capacitance change means the change of capacitance under

maintained for 5±1 sec.

specified flexure of substrate from the capacitance measured before

the test.)

*Before initial measurement (Class II only): To apply de-aging

at 150°C for 1hr then set for 24±2 hrs at room temp .

* Measurement to be made after keeping at room temp. for

24±2 hrs.

11. Resistance to * Solder temperature: 260±5°C

Soldering Heat * Dipping time: 10±1 sec

* Preheating: 120 to 150°C for 1 minute before imme rse the

* No remarkable damage.

* Cap change: X7R: within ±7.5%

* Q/D.F., I.R. and dielectric strength: To meet initial requirements.

* 25% max. leaching on each edge.

capacitor in a eutectic solder.

*Before initial measurement (Class II only): To apply de-aging

at 150°C for 1hr then set for 24±2 hrs at room temp .

*Cap. / DF(Q) / I.R. Measurement to be made after de-aging at

150°C for 1hr then set for 24±2 hrs at room temp.

Page 6 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

Multilayer Ceramic Capacitors

Approval Sheet

No.

Item

Test Condition

Requirements

12. Temperature

Cycle

* Conduct the five cycles according to the temperatures and * No remarkable damage.

time.

Step

* Cap change：within ±7.5%

Temp. (°C)

Min. operating temp. +0/-3

Room temp.

Time (min.)

30±3

* Q/D.F., I.R. and dielectric strength: To meet initial requirements.

2~3

Max. operating temp. +3/-0

Room temp.

30±3

2~3

*Before initial measurement (Class II only): To apply de-aging

at 150°C for 1hr then set for 24±2 hrs at room temp .

* Cap. / DF(Q) / I.R. Measurement to be made after de-aging

at 150°C for 1hr then set for 24±2 hrs at room temp .

* Test temp.: 40±2°C

13. Humidity

(Damp Heat)

Steady State

* No remarkable damage.

* Cap change: within ±12.5%

* Q/D.F. value:

* Humidity: 90~95% RH

* Test time: 500+24/-0hrs.

*Before initial measurement (Class II only): To apply de-aging D.F. ≤3.0%

at 150°C for 1hr then set for 24±2 hrs at room temp . D.F. ≤6% : 50V / 1206

* Cap. / DF(Q) / I.R. Measurement to be made after de-aging * I.R.: ≥1GΩ or RxC≥50Ω-F whichever is smaller.

≧

0.47µF

at 150°C for 1hr then set for 24±2 hrs at room temp .

* Test temp.: 40±2°C

X7R=100V: RxC≥10Ω-F

* No remarkable damage.

* Cap change: within ±12.5%

* Q/D.F. value:

14. Humidity

(Damp Heat)

Load

* Humidity: 90~95%RH

* Test time: 500+24/-0 hrs.

* To apply voltage：rated voltage (Max. 500V)

D.F. ≤3.0%

*Before initial measurement (Class II only): To apply de-aging D.F. ≤6% : 50V / 1206

≧0.47µF

at 150°C for 1hr then set for 24±2 hrs at room temp .

* Cap. / DF(Q) / I.R. Measurement to be made after de-aging

at 150°C for 1hr then set for 24±2 hrs at room temp .

* Test temp.: X7R: 125±3°C

* I.R.: ≥500MΩ or RxC≥25Ω-F whichever is smaller.

X7R=100V: RxC≥5Ω-F

15. High

Temperature

Load

* No remarkable damage.

* Cap change: within ±12.5%

* Q/D.F. value:

* To apply voltage:

(1) V<500V: 200% of rated voltage.

(Endurance)

(2) 500V~630V: 150% of rated voltage.

* Test time: 1000+24/-0 hrs.

D.F. ≤3.0%

D.F. ≤6% : 50V / 1206

≧0.47µF

*Before initial measurement (Class II only): To apply de-aging * I.R.: ≥1GΩ or RxC≥50Ω-F whichever is smaller.

at 150°C for 1hr then set for 24±2 hrs at room temp .

* Cap. / DF(Q) / I.R. Measurement to be made after de-aging

at 150°C for 1hr then set for 24±2 hrs at room temp .

X7R=100V: RxC≥10Ω-F

Page 7 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

Multilayer Ceramic Capacitors

APPENDIXES

Approval Sheet

◙ Tape & reel dimensions

Fig. 5 The dimension of paper tape

Fig. 6 The dimension of plastic tape

Size

0805

1206

C, D

1210

1812

Thickness

C, D, I

C, D

D, K, M

1.50

1.90

< 1.80

< 2.00

< 3.70

<2.30

< 3.05

< 3.20

<4.00

A₀

B₀

+/-0.20

+/-0.50

2.30

+/-0.20

3.50

+/-0.50

< 2.70

< 4.00

< 3.80

0.23

+/-0.1

0.23

+/-0.1

0.23

+/-0.1

0.23

+/-0.1

0.23

+/-0.1

0.23

+/-0.1

≦1.20

< 2.50

< 1.50

< 2.50

< 3.20

K₀

8.00

+/-0.30

8.00

+/-0.30

8.00

+/-0.30

8.00

+/-0.30

8.00

+/-0.30

8.00

+/-0.30

8.00

+/-0.30

8.00

+/-0.30

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

P₀

40.00

10xP₀

P₁

+/-0.20

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

4.00

+/-0.10

2.00

+/-0.05

2.00

+/-0.05

2.00

+/-0.05

2.00

+/-0.05

2.00

+/-0.05

2.00

+/-0.05

2.00

+/-0.05

2.00

+/-0.05

P₂

1.50

D₀

D₁

+0.1/-0

1.00

+/-0.10

1.00

+/-0.10

1.00

+/-0.10

1.00

+/-0.10

1.00

+/-0.10

1.00

+/-0.10

1.75

+/-0.10

1.75

+/-0.10

1.75

+/-0.10

1.75

+/-0.10

1.75

+/-0.10

1.75

+/-0.10

1.75

+/-0.10

1.75

+/-0.10

3.50

+/-0.05

3.50

+/-0.05

3.50

+/-0.05

3.50

+/-0.05

3.50

+/-0.05

3.50

+/-0.05

3.50

+/-0.05

3.50

+/-0.05

Size

0603, 0805, 1206, 1210

10”

1808, 1812

7”

Reel size

7”

13”

W₁

13.0+0.5/-0.2

8.4+1.5/-0

178.0±1.0

60.0+1.0/-0

13.0+0.5/-0.2

8.4+1.5/-0

13.0+0.5/-0.2

8.4+1.5/-0

330.0±1.0

100±1.0

13.0+0.5/-0.2

12.4+2.0/-0

178.0±1.0

60.0+1.0/-0

250.0±1.0

100.0±1.0

Fig. 7 The dimension of reel

Page 8 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

Multilayer Ceramic Capacitors

Approval Sheet

◙ Example of customer label

a. Customer name

b. WTC order series and item number

c. Customer P/O

d. Customer P/N

e. Description of product

f. Quantity

g. Bar code including quantity & WTC P/N or customer

h. WTC P/N

i. Shipping date

j. Order bar code including series and item numbers

k. Serial number of label

*Customized label is available upon request

◙ Constructions

No.

Name

X7R

Ceramic material

Inner electrode

BaTiO₃based

Inner layer

Termination

Middle layer

Outer layer

Fig. 8 The construction of MLCC

Sn (Matt)

◙ Storage and handling conditions

(1) To store products at 5 to 40°C ambient temperature and 20 to 70%. related humidity conditions.

(2) The product is recommended to be used within one year after shipment. Check solderability in case of shelf life

extension is needed.

Cautions:

a. The corrosive gas reacts on the terminal electrodes of capacitors, and results in the poor solderability.

Do not store the capacitors in the ambience of corrosive gas (e.g., hydrogen sulfide, sulfur dioxide,

chlorine, ammonia gas etc.)

b. In corrosive atmosphere, solderability might be degraded, and silver migration might occur to cause low

reliability.

c. Due to the dewing by rapid humidity change, or the photochemical change of the terminal electrode by

direct sunlight,the solderability and electrical performance may deteriorate. Do not store capacitors under

direct sunlight or dewing condition. To store products on the shelf and avoid exposure to moisture.

Page 9 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

Multilayer Ceramic Capacitors

Approval Sheet

◙ Recommended soldering conditions

The lead-free termination MLCCs are not only to be used on SMT against lead-free solder paste, but also suitable

against lead-containing solder paste. If the optimized solder joint is requested, increasing soldering time, temperature and

concentration of N₂within oven are recommended.

4℃℃/ sec max

℃℃

Over 60sec at least by

natural cooling

Fig. 9 Recommended reflow soldering profile for SMT process

with SnAgCu series solder paste.

Fig. 10 Recommended wave soldering profile for SMT process

with SnAgCu series solder.

Page 10 of 10

ASC_ Open Mode_(OP)_012Q_AS

Dec. 2018

OP43B102K201CT [WALSIN]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E