WED7G48IDE33ADC25 [WEDC]
Flash Module, 3MX16, SO-DIMM-144;
| 型号： | WED7G48IDE33ADC25 |
| 厂家： | 
WHITE ELECTRONIC DESIGNS CORPORATION |
| 描述： | Flash Module, 3MX16, SO-DIMM-144 内存集成电路 |
| 文件： | 总8页 (文件大小：167K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
WED7GxxxIDE36
WED7GxxxIDE33
White Electronic Designs
PRELIMINARY*
DimmDrive Solid State IDE Flash Module with Power Failure
Protection* IDE36
DimmDrive Solid State IDE Flash Module IDE33
FEATURES
GENERAL DESCRIPTION
The DimmDrive WED7GxxxIDE36 is a high performance
single chip flash disk IDE module with Power Failure
Protection Circuit available in 144 Pin SO-DIMM
package.
■
■
■
■
■
■
■
■
■
■
■
144 pin SO-DIMMpackage with IDE pinouts
Plug-and-play solid state disk
NAND Flash memory technology by SanDisk
3.3 V and 5.0 V power supply operation
16MB – 2GB memory density
The DimmDrive WED7GxxxIDE33 does not have the
additional PFP circuit.
The additional circuit provides protection against accidental
power loss. This circuit provides an internal power supply
and control logic to stop receiving data and complete
writing the last sector of data received. This is not intended
to be backup for the host system. It will only allow the
last sector received to finish writing and no more. It will
improve card integrity in applications with a high risk of
power failure. The read/write unit is 1 sector (512 bytes)
sequential access.
Low power consumption
ECC error correction
512 Byte Sector compatible to IDE HD Drives
Supports true IDE mode
Commercial temperature range 0°C - +70°C
PFP Power Failure Protection Circuit (IDE36)
POWER BACKUP FEATURES (IDE36)
The module is based on SanDisk NAND Flash technology
and utilizes 128Mb, 256Mb, 512Mb or 1Gb memory
components to provide the maximum in module density.
■
■
■
■
■
Added PFP circuit built in to preserve card integrity
during accidental power loss
PFP circuit may not prevent file/data loss if power
failure occurs during a long write operation
The DimmDrive WED7GxxxIDE36/33 utilizes a SanDisk
Flash ChipSet controller for the SanDisk memory devices.
This interface allows a host computer to issue commands
to read or write blocks of memory in the Flash memory
array. The intelligence to manage the interface protocols,
data storage and retrieval as well as ECC, defect handling
and diagnostics are controlled by this device. Automatic
power management and clock control is handled by the
controller as well.
PFP control circuit prevents false operations after
power loss
Improves card integrity in applications with a high
risk of power failure
Minimum power backup time of 10ms
APPLICATIONS
The DimmDrive WED7GxxxIDE36/33 module will have
the same functionality and capabilities of an intelligentATA
(IDE) disk drive. Once the device has been configured
by the user, it appears to the host as a standard ATA disk
drive.
■
■
■
■
■
■
Embedded systems
Internet Access Devices
Set Top Boxes
WEB Browser
The on-board controller is a highly integrated solution
designed to handle all intelligent operations, even the rare
cases when new defects arise and need to be mapped
out or replaced by a spare. The hardware performs the
complicated task of ECC detection and correction and will
return good data to the host. The controller manages all
defects and errors and makes the Flash memory appear
Routers, Networking
WEB phones, car PC, DVD, HPC
■· Point-of-sale
■
■
Medical and Telcom
Other applications requiring embedded or solid
state storage
* Patent pending
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
July, 2003
Rev. 0
1
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
WED7GxxxIDE36
WED7GxxxIDE33
White Electronic Designs
PRELIMINARY*
as perfect memory to the host.
required. The module has no moving parts providing
significant reduction in power consumption and increasing
reliability. Simply insert the module into a standard 144
Pin SO-DIMM socket with IDE pinout and you then have
a bootable flash disk.
The DimmDrive WED7GxxxIDE36/33 module also
provides a more cost effective solution to the traditional
hard disk media. The module is perfect for applications
requiring upgrade ability to higher densities and for those
applications with limited space availability and power
consumption requirements.
The DimmDrive WED7GxxxIDE36/33 is available with
memory densities of 16MB to 2GB.
Unlike standard IDE drives, no cables or extra space is
MODULE PINOUT
PIN
2
SIGNAL
GND
VCC
GND
NC
PIN SIGNAL PIN SIGNAL PIN
SIGNAL
A2
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
D11
NC
D3
74
76
78
80
82
84
86
88
90
92
94
96
98
100
CS0#
NC
110
112
114
116
118
120
122
4
NC
6
NC
NC
8
NC
D12
NC
D2
CS1#
IORD#
IOWR#
NC
DASP#
PDIAG#
A1
10
12
14
16
18
20
22
24
26
28
30
32
34
36
D7
NC
D8
A0
NC
NC
D13
NC
D1
NC
124 IOCS16#
D6
NC
126
128
130
132
134
136
VCC
GND
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
D9
NC
NC
NC
D14
NC
D0
IRQ
D5
CSEL#*
RESET
NC
D10
NC
102 IORDY** 138
NC
D15
NC
104
106
108
NC
NC
NC
140
142
144
D4
NC
Notes:
Odd pins are NC (NO CONNECT).
“/” indicates signals active low.
*
low for MASTER, high (open) for SLAVE
** pulled up
On the NC pins of the module, additional signals not used in the IDE mode may be
present.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
July, 2003
Rev. 0
2
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
WED7GxxxIDE36
WED7GxxxIDE33
White Electronic Designs
PRELIMINARY*
SIGNAL DESCRIPTION
SIGNAL NAME DIR
PIN
DESCRIPTION
HOST RESET. Reset signal from the host that is active on power up.
RESET
I
100
70,62,54,46,38,30, HOST DATA. These 16 lines carry the data between the controller and the host. The
22,14,10,18,26,34, low 8 lines transfer commands, status and ECC information between the host and the
D(15-0)
I/O
42,50,58,66
controller.
I/O WRITE. This strobe pulse is used to clock data or commands on the host data
bus into the controller. The clocking will occur on the negative to positive edge of the
signal (trailing edge).
IOWR
IORD
CSEL
I
I
I
84
I/O READ. This is a read strobe generated by the host. This signal gates data or
status on the host bus and strobes the data from the controller into the host on the
low to high transition (trailing edge).
82
98
This internally pulled up signal is used to configure this device as a Master or a
Slave. When this pin is grounded by the host, this device is configured as a Master.
When this pin is high (or open), this device is configured as a Slave.
INTERRUPT REQUEST. This is an interrupt request from the controller to the host,
asking for service. The output of this signal is tri-stated when the interrupts are
disabled by the host.
IRQ
O
O
96
I/O SELECT 16. This open drain output is asserted low by the controller to indicate to
the host the current cycle is a16 bit word data transfer.
IOCS16
PDIAG
124
118
PASS DIAGNOSTIC. This bi-directional open drain signal is asserted by the slave
after anExecute Diagnostic command to indicate to the master it has passed its
diagnostics.
I/O
HOST ADDRESS. These address lines are used to select the registers within the
controller task file.
A(2-0)
CS0
I
I
I
110,120,122
HOST CHIP SELECT 0. This is a chip select signal that is used to select the
controller task file.
74
80
HOST CHIP SELECT 1. This is a chip select signal that is used to select the control
and diagnostic register.
CS1
DISK ACTIVE/SLAVE PRESENT. This open drain output signal is asserted low any
time the drive is active. In a master/slave configuration, this signal is used by the
slave to inform the master a slave is present.
DASP
I/O
O
116
102
This is an optional signal that is negated when the drive is not ready to respond to a
data transfer request. For the module this signal is not used, the pin is pulled up. As
long as the host obeys PIO mode 0 or 4 timing, the module is guaranteed to respond
properly.
IORDY
GND
Vcc
2,6,128
4,126
GROUND.
POWER (3.3V – 5V)
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
July, 2003
Rev. 0
3
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
WED7GxxxIDE36
WED7GxxxIDE33
White Electronic Designs
PRELIMINARY*
FIG. 1 BLOCK DIAGRAM
Power Failure
Protection
Circuit (IDE36)
Internal VCC
VCC
16
n
Internal VCC
2
Control
Control
Data
SanDisk
Controller
AND
Flash
D15 – D8
D7 – D0
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
July, 2003
Rev. 0
4
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
WED7GxxxIDE36
WED7GxxxIDE33
White Electronic Designs
PRELIMINARY*
RDY/BSY line becomes ready again, the module may have
correctly written the data, but this is not ensured. Therefore
the data may be corrupted.
POWER BACKUP TIMING
Shown in the following two figures are the differences in
operation between the WED7GxxxIDE33 module, and the
WED7GxxxIDE36 module with Power Failure Protection
Circuit.
Figure 2 shows the protected module. The power is again
lost after the second sector (Sector n+1) is received,
but the internal backup power allows the sector to be
properly written, and the card completes the write sector
operation.
Figure 1 shows how a sector is written to a NAND Flash.
The entire sector is received and then is written at one
time. The RDY/BSY line stays busy until proper writing
of the data is ensured. If power loss occurs before the
FIG. 2 POWER LOSS WITHOUT POWER FAILURE PROTECTION CIRCUIT
Device in Write
Process/Busy
RDY/BSY
Data Written/Device Ready
Sector Write Process
Power Loss
Data Transmitted
Sector n
Sector n+1
Sector n+2
External VCC
Internal VCC
Data Received
Data Written
Sector n
Sector n+1
n
n+1
Possibly Corrupted Sector
Note: Sector Blocks in these diagrams do not represent a difference with size of data written, between the data received and the data written. This represents the
shorter time to write the data than to transmit it.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
July, 2003
Rev. 0
5
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
WED7GxxxIDE36
WED7GxxxIDE33
White Electronic Designs
PRELIMINARY*
FIG. 2: POWER LOSS WITH POWER FAILURE PROTECTION CIRCUIT
Power Loss
Data Transmitted
Sector n
Sector n+1
Sector n+2
External VCC
Internal VCC
Valin VCC Threshold
Sector n
Sector n+1
Data Received
Data Written
n+1
n
Note: tBACKUP > tSW
tSW
tBACKUP
ENVIRONMENTAL SPECIFICATIONS
Operating
Non-Operating
0° C to 70° C
-25° C to 85° C
Temperature
Operating
Non-Operating
8% to 95 %, non-condensing
8% to 95 %, non-condensing
Humidity
0 dB
Acoustic Noise
Operating
Non-Operating
80,000 feet maximum
Altitude (relative to sea level)
POWER REQUIREMENTS
3.3 V
5 V
DC Input Voltage (VCC
100 mV max. ripple (p-p)
)
3.3V +/- 5%
5V +/- 10%
Sleep
Reading
Writing
200 μA
21 mA
24 mA
500 μA
34 mA
34 mA
See Notes
Read/Write Peak 150 mA/50 μs
150 mA/50 μs
Notes:
All values quoted are typical at ambient temperatures and nominal supply voltage unless otherwise stated.
Sleep mode current is specified under the condition that all inputs are at static CMOS levels and in a “Not
Busy” operating state.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
July, 2003
Rev. 0
6
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
WED7GxxxIDE36
WED7GxxxIDE33
White Electronic Designs
PRELIMINARY*
RELIABILITY AND MAINTENANCE
MTBF (@ 25° C)
Preventive Maitenance
Data Reliability
> 1,000,000 hours
None
<1 non-recoverable error in 1014 bits read
<1 erroneous correction in 1020 bits read
Endurance (commercial temp.)
300,000 erase/program cycles per block typical
PACKAGE
2.660
.0ꢀꢀ max.
.160 max.
for IDE36
2.165
WEDC
298
.157
.070 .00ꢀ (2x)
.787
.236 (2x)
1.291
.039 .00ꢀ
.080 (2x)
.181
.913
1.112
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
July, 2003
Rev. 0
7
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
WED7GxxxIDE36
WED7GxxxIDE33
White Electronic Designs
PRELIMINARY*
ORDERING INFORMATION–DIMMDRIVE PART NUMBER MATRIX
WED 7 G 256 IDE36 A D C 25
PREFIX
PRODUCT GROUP
7
Flash
SUBSTRATE
F
G
FRA w/Tin leads contact
FRA w/Gold contact
CAPACITY
016 16MB
032 32MB
048 48MB
064 64MB
080 80MB
096 96MB
112 112MB
128 128MB
144 144MB
160 160MB
176 176MB
192 192MB
208 208MB
224 224MB
240 240MB
256 256MB
288 288MB
320 320MB
352 352MB
384 384MB
416 416MB
448 448MB
480 480MB
512 512MB
576 576MB
640 640MB
704 704MB
768 768MB
832 832MB
896 896MB
960 960MB
1G0 1024MB
1G1 1152MB
1G2 1280MB
1G4 1408MB
1G5 1536MB
1G6 1664MB
1G7 1792MB
1G9 1920MB
2G0 2048MB
CARD FAMILY & VERSION
IDE33 SanDisk based IDE module
IDE36 SanDisk based IDE module with PFP circuit
OPTIONS
A
Reset Low (Standard)
PACKAGE
D
SO-DIMM; 144
TEMPERATURE RANGE
C
Commercial 0°C to +70°C
SPEED
25 250ns
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
July, 2003
Rev. 0
8
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
相关型号：
WED7G512IDE33ADC25
DimmDrive Solid State IDE Flash Module with Power Failure Protection IDE36 DimmDrive Solid State IDE Flash Module IDE33
WEDC
WED7G512IDE36ADC25
DimmDrive Solid State IDE Flash Module with Power Failure Protection IDE36 DimmDrive Solid State IDE Flash Module IDE33
WEDC
WED7G576IDE33ADC25
DimmDrive Solid State IDE Flash Module with Power Failure Protection IDE36 DimmDrive Solid State IDE Flash Module IDE33
WEDC
WED7G576IDE36ADC25
DimmDrive Solid State IDE Flash Module with Power Failure Protection IDE36 DimmDrive Solid State IDE Flash Module IDE33
WEDC
©2020 ICPDF网 联系我们和版权申明