PLL1260A [ZCOMM]

Phase Locked Loop;
PLL1260A
型号: PLL1260A
厂家: Z-COMMUNICATIONS, INC    Z-COMMUNICATIONS, INC
描述:

Phase Locked Loop

文件: 总2页 (文件大小:74K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
PLL1260A  
9939 Via Pasar • San Diego, CA 92126  
TEL (858) 621-2700 FAX (858) 621-2722  
PHASE LOCKED LOOP  
Rev A2  
PHASE NOISE (1 Hz BW, typical)  
FEATURES  
-
• Frequency Range: 1230 1290  
MHz  
• Step Size:  
1000  
KHz  
- Style Package  
PLL  
APPLICATIONS  
• Telecommunications  
• Satellite Terminals  
Global Positioning Systems  
VALUE  
UNITS  
PERFORMANCE SPECIFICATIONS  
Frequency Range  
1230 - 1290  
MHz  
°
RMS Phase Error (100 Hz - 100 KHz)  
Harmonic Suppression (2nd, typ.)  
Sideband Spurs (typ.)  
0.75  
-20  
dBc  
dBc  
dBm  
W
-65  
Power Output  
1±2  
50  
Load Impedance  
Step Size  
1000  
LOW  
KHz  
Charge Pump Output Current  
Switching Speed (typ., adjacent channel)  
Startup Lock Time (typ.)  
1
mSec  
mSec  
°C  
5
-40 to +85  
Operating Temperature Range  
Package Style  
PLL  
POWER SUPPLY REQUIREMENTS  
Supply Voltage (Vcc, nom.)  
Supply Current (Icc, typ.)  
5
Vdc  
mA  
40  
All specifications are typical unless otherwise noted and subject to change without notice.  
APPLICATION NOTES  
AN-107 : How to Solder Z-COMM VCOs / PLLs  
AN-200 : Mounting and Grounding of Z-COMM PLLs  
AN-201 : PLL Fundamentals  
AN-202 : PLL Functional Description  
NOTES:  
Reference Oscillator Signal: 5 MHz<fosc<40 MHz  
© Z-Communications, Inc.  
Page 1  
All rights reserved  
LOW COST - HIGH PERFORMANCE  
PHASE LOCKED LOOP  
PLL1260A  
PAGE 2  
PLL OUTPUT SPECTRUM  
0
-10  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-100  
-5  
-4  
-3  
-2  
-1  
1260 MHz  
+1  
+2  
+3  
+4  
+5  
FREQUENCY OFFSET (KHz)  
POWER CURVE, typ.  
5
4
3
2
1
0
°c  
25  
-1  
-2  
-3  
1210  
1220  
1230  
1240  
1250  
1260  
1270  
1280  
1290  
1300  
1310  
PHYSICAL DIMENSIONS  
SIDE VIEW  
BOTTOM VIEW  
TOP VIEW  
Printed in the U.S.A.  
Page 2  
© Z-Communications, Inc.  

相关型号:

PLL130-05

High Speed Translator Buffer to PECL (Enable Low)
PLL

PLL130-05QC

High Speed Translator Buffer to PECL (Enable Low)
PLL

PLL130-05QC-R

High Speed Translator Buffer to PECL (Enable Low)
PLL

PLL130-05QI

High Speed Translator Buffer to PECL (Enable Low)
PLL

PLL130-05SC

High Speed Translator Buffer to PECL (Enable Low)
PLL

PLL130-05SI

High Speed Translator Buffer to PECL (Enable Low)
PLL

PLL130-07

High Speed Translator Buffer to CMOS (Selectable Drive)
PLL

PLL130-07AOC-R

Interface Circuit, PDSO8,
PLL

PLL130-07AQC-R

Interface Circuit, PQCC16,
PLL

PLL130-07ASC

Interface Circuit, PDSO8,
PLL

PLL130-07ASC-R

Interface Circuit, PDSO8,
PLL

PLL130-07OC

Interface Circuit, PDSO8,
PLL