LS830-PDIP-8L

更新时间:2025-05-14 00:51:20
品牌:Linear
描述:Small Signal Field-Effect Transistor, N-Channel, Junction FET,

LS830-PDIP-8L 概述

Small Signal Field-Effect Transistor, N-Channel, Junction FET,

LS830-PDIP-8L 数据手册

通过下载LS830-PDIP-8L数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。

PDF下载
LS830 LS831 LS832 LS833  
ULTRA LOW LEAKAGE LOW DRIFT  
MONOLITHIC DUAL N-CHANNEL JFET  
FEATURES  
ULTRA LOW DRIFT  
ULTRA LOW NOISE  
LOW NOISE  
│ΔVGS1-2/ΔT│= 5µV/ºC max.  
IG=80fA TYP.  
en=70nV/Hz TYP.  
CISS=3pf max.  
LOW CAPACITANCE  
ABSOLUTE MAXIMUM RATINGS NOTE 1  
@ 25°C (unless otherwise noted)  
Maximum Temperatures  
Storage Temperature  
-55 to +150°C  
-55 to +150°C  
Operating Junction Temperature  
Maximum Voltage and Current for Each Transistor NOTE 1  
Gate Voltage to Drain or  
-VGSS  
-VDSO  
-IG(f)  
-IG  
40V  
SOIC  
Top View  
TO-71  
Top View  
Source  
Drain to Source Voltage  
40V  
Gate Forward Current  
Gate Reverse Current  
10mA  
10µA  
Maximum Power Dissipation @ TA = 25ºC  
Continuous Power Dissipation (Total)  
500mW  
ELECTRICAL CHARACTERISTICS TA = 25ºC (unless otherwise noted)  
SYMBOL CHARACTERISTIC LS830 LS831 LS832 LS833 UNITS CONDITIONS  
│ΔVGS1-2/ΔT│max. Drift vs. Temperature  
5
10  
20  
75  
µV/ºC  
VDG = 10V  
ID = 30µA  
TA = -55ºC to +125ºC  
│VGS1-2│max.  
-IG typical  
Offset Voltage  
25  
0.1  
0.1  
0.2  
0.5  
25  
0.1  
0.1  
0.2  
0.5  
25  
0.1  
0.1  
0.2  
0.5  
25  
0.5  
0.5  
1.0  
1.0  
mV  
pA  
nA  
pA  
nA  
VDG = 10V  
ID = 30µA  
Operating  
-IG typical  
High Temperature  
At Full Conduction  
High Temperature  
TA= +125ºC  
IGSS typical  
IGSS typical  
VGS = 20V, VGS = 0V  
VGS = 0  
VGS = 20V  
TA= +125ºC  
SYMBOL  
BVGSS  
CHARACTERISTIC  
Breakdown Voltage  
Gate-to-Gate Breakdown  
TRANSCONDUCTANCE  
Full Conduction  
MIN.  
-40  
TYP. MAX. UNITS CONDITIONS  
-60  
--  
--  
--  
V
V
VDS= 0  
IG= -1nA  
ID= 0  
BVGGO  
±40  
IG= ±1µA  
IS = 0  
gfss  
70  
50  
--  
300  
100  
1
500  
200  
5
µS  
µS  
%
VDG= 10V  
VDG= 10V  
VGS= 0  
f = 1kHz  
gfs  
Typical Operation  
Differential  
ID= 30µA f = 1kHz  
gfs1-2/gfs│  
DRAIN CURRENT  
Full Conduction  
IDSS  
60  
--  
400  
2
1000  
5
µA  
%
VDG= 10V  
VDS= 10V  
VGS= 0  
│IDSS1-2/IDSS  
Differential at Full Conduction  
GATE-SOURCE  
VGS(off)  
Cutoff Voltage  
-0.6  
-2  
-4.5  
V
ID= 1nA  
Linear Integrated Systems  
• 4042 Clipper Court • Fremont, CA 94538 • Tel: 510 490-9160 • Fax: 510 353-0261  
Doc 201127 06/05/2013 Rev#A5 ECN# LS830 LS831 LS832 LS833  
SYMBOL  
CHARACTERISTIC  
Operating Range  
MIN.  
TYP. MAX. UNITS CONDITIONS  
VGS  
--  
--  
-4  
V
VDG= 10V  
ID= 30µA  
GATE CURRENT  
Gate-to-Gate Leakage  
OUTPUT CONDUCTANCE  
Full Conduction  
IGGO  
--  
1
--  
pA  
VGG= ±20V  
ID = IS = 0A  
gOSS  
--  
--  
--  
--  
--  
--  
5
µS  
µS  
µS  
VDG= 10V  
VDG= 10V  
VGS= 0  
gOS  
Operating  
0.5  
0.1  
ID= 30µA  
│gOS 1-2  
Differential  
COMMON MODE REJECTION  
CMRR  
CMRR  
-20 log │ΔVGS1-2/ ΔVDS  
-20 log │ΔVGS1-2/ ΔVDS  
NOISE  
--  
--  
90  
90  
--  
--  
dB  
dB  
ΔVDS= 10 to 20V  
ΔVDS= 5 to 10V  
ID=30µA  
ID=30µA  
NF  
en  
Figure  
--  
--  
--  
1
dB  
VDS= 10V  
f= 100Hz  
VGS= 0  
RG=10MΩ  
NBW= 6Hz  
ID= 30µA  
Voltage  
20  
70  
nV/Hz VDG= 10V  
f= 10Hz  
NBW= 1Hz  
CAPACITANCE  
Input  
CISS  
CRSS  
CDD  
--  
--  
--  
--  
--  
--  
3
pF  
pF  
pF  
VDS= 10V  
VDS= 10V  
VDG= 10V  
VGS= 0  
f= 1MHz  
f= 1MHz  
Reverse Transfer  
Drain-to-Drain  
1.5  
0.1  
VGS= 0  
ID= 30µA  
0.210  
0.170  
4
8
NOTES:  
1. These ratings are limiting values above which the serviceability of any semiconductor may be impaired  
Linear Integrated Systems (LIS) is a 25-year-old, third-generation precision semiconductor company providing  
high-quality discrete components. Expertise brought to LIS is based on processes and products developed  
at Amelco, Union Carbide, Intersil and Micro Power Systems by company President John H. Hall. Hall,  
a protégé of Silicon Valley legend Dr. Jean Hoerni, was the director of IC Development at Union Carbide,  
co-founder and vice president of R&D at Intersil, and founder/president of Micro Power Systems.  
Linear Integrated Systems  
• 4042 Clipper Court • Fremont, CA 94538 • Tel: 510 490-9160 • Fax: 510 353-0261  
Doc 201127 06/05/2013 Rev#A5 ECN# LS830 LS831 LS832 LS833  

LS830-PDIP-8L 相关器件

型号 制造商 描述 价格 文档
LS830-TO-71-6L Linear Transistor, 获取价格
LS8307M ETC Analog IC 获取价格
LS830_PDIP MICROSS Linear Systems Ultra Low Leakage Low Drift Monolithic Dual JFET 获取价格
LS830_SOT-23 MICROSS MONOLITHIC DUAL NPN TRANSISTOR 获取价格
LS830_TO-71 MICROSS MONOLITHIC DUAL NPN TRANSISTOR 获取价格
LS830_TO-78 MICROSS MONOLITHIC DUAL NPN TRANSISTOR 获取价格
LS831 Linear Systems ULTRA LOW LEAKAGE LOW DRIFT MONOLITHIC DUAL N-CHANNEL JFET 获取价格
LS831 MICROSS Linear Systems Ultra Low Leakage Low Drift Monolithic Dual JFET 获取价格
LS831-PDIP-8 MICROSS Small Signal Field-Effect Transistor, 2-Element, N-Channel, Silicon, Junction FET, PLASTIC, DIP-8 获取价格
LS831-PDIP-8L Linear Small Signal Field-Effect Transistor, N-Channel, Junction FET, 获取价格

LS830-PDIP-8L 相关文章

  • 瑞萨助力,印度 3nm 芯片设计迈出关键一步
    2025-05-15
    12
  • 电路设计必备:三极管和 MOS 管区别全解析
    2025-05-15
    14
  • 全面揭秘英伟达:产品体系及命名规则深度解读
    2025-05-15
    16
  • Arm 崛起,英特尔股价受挫,芯片市场风云变幻
    2025-05-15
    24
  • Hi,有什么可以帮您? 在线客服 或 微信扫码咨询