首页 > 逻辑 > 延迟线 > EPA424

EPA424

更新时间：2024-12-05 10:57:17

品牌：PCA

描述：Package : 14 Pin SOIC; DL Output : 5 Tap; Td nS : 25-250; DL Type : Active;

PDF下载

中文翻译

PCB计价

概述
数据手册

如果您发现信息不准确，欢迎纠错

EPA424 概述

Package : 14 Pin SOIC; DL Output : 5 Tap; Td nS : 25-250; DL Type : Active;

EPA424 数据手册

通过下载EPA424数据手册来全面了解它。这个PDF文档包含了所有必要的细节，如产品概述、功能特性、引脚定义、引脚排列图等信息。

PDF下载

SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines

TAP DELAYS

±5% or ±2 nS†

TOTAL DELAYS

±5% or ±2 nS†

PART

NUMBER

TAP DELAYS

±5% or ±2 nS†

TOTAL DELAYS

±5% or ±2 nS†

PART

NUMBER

5, 10, 15, 20

6, 12, 18, 24

7, 14, 21, 28

8, 16, 24, 32

9, 18, 27, 36

10, 20, 30, 40

12, 24, 36, 48

15, 30, 45, 60

EPA424-25

EPA424-30

EPA424-35

EPA424-40

EPA424-45

EPA424-50

EPA424-60

EPA424-75

20, 40, 60, 80

100

125

150

175

200

225

250

EPA424-100

EPA424-125

EPA424-150

EPA424-175

EPA424-200

EPA424-225

EPA424-250

25, 50, 75, 100

30, 60, 90, 120

35, 70, 105, 140

40, 80, 120, 160

45, 90, 135, 180

50, 100, 150, 200

†Whichever is greater.

Delay times referenced from input to leading edges at 25°C, 5.0V, with no load.

DC Electrical Characteristics

Parameter

Schematic

Test Conditions

Min Max Unit

High-Level Output Voltage

Low-Level Output Voltage

Input Clamp Voltage

= min. V = max. I = max 2.7

µA

= min. V = min. I = max

0.5

-1.2

1.0

-2

CC IH OL

VCC

OUTPUT

= min. I = II

High-Level Input Current

= max. V = 2.7V

CC IN

= max. V = 5.25V

INPUT 1

= max. V = 0.5V

Low-Level Input Current

Short Circuit Output Current

= max. V

= 0.

-40

-100

CC OUT

GROUND

(One output at a time)

High-Level Supply Current

Low-Level Supply Current

Output Rise Time

Fanout High-Level Output

Fanout Low-Level Output

= max. V = OPEN

CCH

= max. V = 0

CCL

Td £ 500 nS (0.75 to 2.4 Volts)

= max. V = 2.7V

20 TTL LOAD

10 TTL LOAD

= max. V = 0.5V

Package Dimensions

Recommended

Operating Conditions

Min Max Unit

Supply Voltage

4.75

2.0

5.25

High-Level Input Voltage

Low-Level Input Voltage

Input Clamp Current

High-Level Output Current

Low-Level Output Current

Pulse Width of Total Delay

Duty Cycle

0.8

-18

-1.0

.100

.24

.200

Max.

PCA

EPA424-25

.155

.060

.275

D.C.

.150

Operating Free-Air Temperature

-55

+125

°C

Suggested Solder

Pad Layout

.50

*These two values are inter-dependent.

.500 Max.

.004

Typ.

.235

Max.

Input Pulse Test Conditions @ 25° C

Unit

.228

.244

.02

.050

Pulse Input Voltage

3.2

110

2.0

1.0

100

5.0

Volts

MHz

KHz

Volts

Pulse Width % of Total Delay

Pulse Rise Time (0.75 - 2.4 Volts)

Pulse Repetition Rate @ Td £ 200 nS

Pulse Repetition Rate @ Td > 200 nS

Supply Voltage

DSA424 Rev. A 2/5/96

QAF-CSO1 Rev. B 8/25/94

Unless Otherwise Noted Dimensions in Inches

Tolerances:

16799 SCHOENBORN ST.

NORTH HILLS, CA 91343

TEL: (818) 892-0761

Fractional = ± 1/32

E L E C T R O N I C S I N C .

.XX = ± .030

.XXX = ± .010

FAX: (818) 894-5791

EPA424 相关器件

型号	制造商	描述	价格	文档
EPA424-100	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格
EPA424-125	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格
EPA424-150	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格
EPA424-175	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格
EPA424-200	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格
EPA424-225	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格
EPA424-25	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格
EPA424-250	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格
EPA424-30	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格
EPA424-35	PCA	SO SMD 14 Pin 5 Tap TTL Compatible Active Delay Lines	获取价格