DRV10963JJDSNT
更新时间：2025-01-13 21:57:47
品牌：TI
描述：DRV10963 5-V, Three-Phase, Sensorless BLDC Motor Driver
概述
规格参数
数据手册
替代型号DRV10963JJDSNT 概述
DRV10963 5-V, Three-Phase, Sensorless BLDC Motor Driver 电机驱动器 运动控制电子器件
DRV10963JJDSNT 规格参数
| 是否无铅： | 不含铅 | 是否Rohs认证： | 符合 |
| 生命周期： | Active | 包装说明： | USON-10 |
| Reach Compliance Code： | compliant | Factory Lead Time： | 6 weeks |
| 风险等级： | 5.08 | 模拟集成电路 - 其他类型： | BRUSHLESS DC MOTOR CONTROLLER |
| JESD-30 代码： | S-PDSO-N10 | JESD-609代码： | e4 |
| 长度： | 3 mm | 湿度敏感等级： | 2 |
| 功能数量： | 1 | 端子数量： | 10 |
| 最高工作温度： | 85 °C | 最低工作温度： | -40 °C |
| 封装主体材料： | PLASTIC/EPOXY | 封装代码： | HVSON |
| 封装形状： | SQUARE | 封装形式： | SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE |
| 座面最大高度： | 0.6 mm | 最大供电电压 (Vsup)： | 5.5 V |
| 最小供电电压 (Vsup)： | 2.1 V | 标称供电电压 (Vsup)： | 5 V |
| 表面贴装： | YES | 温度等级： | INDUSTRIAL |
| 端子面层： | Nickel/Palladium/Gold (Ni/Pd/Au) | 端子形式： | NO LEAD |
| 端子节距： | 0.5 mm | 端子位置： | DUAL |
| 宽度： | 3 mm | Base Number Matches： | 1 |
DRV10963JJDSNT 数据手册
通过下载DRV10963JJDSNT数据手册来全面了解它。这个PDF文档包含了所有必要的细节，如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载Sample &
Buy
Support &
Community
Reference
Design
Product
Folder
Tools &
Software
Technical
Documents
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
DRV10963 5-V, Three-Phase, Sensorless BLDC Motor Driver
1 Features
3 Description
The DRV10963 is a three phase sensor-less motor
1
•
Proprietary Sensor-less Window-less
180° Sinusoidal Control Scheme
driver with integrated power MOSFETs. It is
specifically designed for high efficiency, low noise
and low external component count motor drive
applications. The proprietary sensor-less window-less
180° sinusoidal control scheme offers ultra-quiet
motor drive performance. The DRV10963 contains an
intelligent lock detect function, combined with other
internal protection circuits to ensure safe operation.
The DRV10963 is available in a thermally efficient 10-
pin USON package with an exposed thermal pad.
•
•
•
Input Voltage Range 2.1 to 5.5 V
500-mA Output Current
Low Quiescent Current 15 µA (Typical) at Sleep
Mode
•
•
•
•
•
•
Total Driver H+L Rdson Less than 1.5 Ω
Current Limit and Short Circuit Current Protection
Lock Detection
Anti Voltage Surge (AVS)
UVLO
Device Information
PART NUMBER
PACKAGE
BODY SIZE (NOM)
Thermal Shutdown
DRV10963
USON (10)
3.00 mm × 3.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
2 Applications
•
•
•
Notebook CPU Fans
Game Station CPU Fans
ASIC Cooling Fans
Simplified Schematic
Vcc
100k
1
2
3
4
5
10
9
PWMIN
FG
FG
PWM
GND
FR
FGS
VCC
W
8
Vcc
7
2.2uF
U
V
Gnd
6
GND
Gnd
M
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
Table of Contents
7.3 Feature Description................................................... 8
7.4 Device Functional Modes........................................ 17
Application and Implementation ........................ 19
8.1 Application Information............................................ 19
8.2 Typical Application .................................................. 19
Power Supply Recommendations...................... 22
1
2
3
4
5
6
Features.................................................................. 1
Applications ........................................................... 1
Description ............................................................. 1
Revision History..................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings.............................................................. 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 4
6.5 Electrical Characteristics........................................... 5
6.6 Typical Characteristics.............................................. 6
Detailed Description .............................................. 7
7.1 Overview ................................................................... 7
7.2 Functional Block Diagram ......................................... 7
8
9
10 Layout................................................................... 22
10.1 Layout Guidelines ................................................. 22
10.2 Layout Example .................................................... 22
11 Device and Documentation Support ................. 23
11.1 Community Resources.......................................... 23
11.2 Trademarks........................................................... 23
11.3 Electrostatic Discharge Caution............................ 23
11.4 Glossary................................................................ 23
7
12 Mechanical, Packaging, and Orderable
Information ........................................................... 23
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (March 2013) to Revision A
Page
•
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section ................................................................................................. 1
2
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
5 Pin Configuration and Functions
DSN Package
10-Pin USON
Top View
1
2
3
4
5
10
9
FG
FGS
VCC
W
PWM
GND
FR
8
7
U
6
GND
V
Pin Functions
PIN
I/O
DESCRIPTION
NUMBER
NAME
FG
1
2
Output Motor speed indicator output (open drain)
FGS
Input
Motor speed indicator selector. The state of this pin is latched on power up and can not be changed
dynamically.
3
VCC
W
Power Input voltage for motor and chip supply
IO Motor Phase W
Ground Ground
4
5
GND
V
6
IO
IO
Motor Phase V
7
U
Motor Phase U
8
FR
Input
Motor direction selector. This pin can be dynamically changed after power up.
9
GND
PWM
Ground Ground
10
—
Input
—
Motor speed control input.
Connect to Ground for maximum thermal efficiency. Thermal pad is on the bottom of the package
Thermal
Pad
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
(2)
MIN
–0.3
–1
MAX
6
UNIT
V
VCC Pin supply voltage
Motor phase pins (U, V, W)
7.7
6
V
Direction, speed indicator input, and speed input (FR, FGS, PWM)
Speed output (FG)
–0.3
–0.3
–40
V
7.7
150
260
150
V
TJ
Junction temperature
°C
°C
°C
TSDR
Tstg
Maximum lead soldering temperature, 10 seconds
Storage temperature
–55
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground.
6.2 ESD Ratings
VALUE
UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
±3000
V(ESD)
Electrostatic discharge
V
Charged-device model (CDM), per JEDEC specification JESD22-
C101(2)
±1500
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
MAX UNIT
VCC
VCC Pin supply voltage
2.1
–0.1
–0.1
5.5
7
V
V
U, V, W
Motor phase pins
FR, FGS,
PWM
Direction, speed indicator input, and speed input
5.5
V
FG
TJ
Speed output
–0.1
–40
7.5
V
Junction temperature
125
°C
6.4 Thermal Information
DRV10963
DSN (USON)
10 PINS
40.9
THERMAL METRIC(1)
UNIT
RθJA
Junction-to-ambient thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
RθJC(top)
RθJB
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
46.6
15.8
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
0.5
ψJB
16
RθJC(bot)
2.9
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
4
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
6.5 Electrical Characteristics
(VCC = 5 V, TA = 25°C unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX UNIT
SUPPLY CURRENT
IVCC
Operating current
Sleep current
PWM = VCC, no motor connected
PWM = 0 V
5.5
15
mA
IVCC_SLEEP
UVLO
20
2.1
µA
VUVLO_H
VUVLO_L
VUVLO_HYS
Undervoltage threshold high
Undervoltage threshold low
Undervoltage threshold hysteresis
2
1.8
V
V
1.7
100
200
300
1.5
mV
INTEGRATED MOSFET
RDSON
PWM
Series resistance (H+L)
VCC = 5 V; IOUT = 0.5 A
1
Ω
VIH_PWM
VIL_PWM
FPWM
Input high threshold
Input low threshold
PWM input frequency
2.3
15
V
V
0.8
Duty cycle >0% and <100%
Active Mode
100 kHz
50
2
kΩ
MΩ
µs
RPU_PWM_VCC
PWM pin pullup resistor
Sleep entry time
Standby Mode
TSLEEP
FG
PWM = 0 V
500
IOL_FG
FG sink current
VFG = 0.3 V
VFG = 5 V
5
mA
ISC_FG
FG short circuit current
13
25
mA
FGS and FR
VIH_FGS
VIL_FGS
VIH_FR
VIL_FR
Input high threshold
Input low threshold
Input high threshold
Input low threshold
2.3
2.3
V
V
0.8
0.8
V
V
Active Mode
50
2
kΩ
MΩ
kΩ
RPU_FGS_VCC
FGS pin pullup resistor
Standby Mode
RPU_FR_VCC
FR pin pullup resistor
500
LOCK PROTECTION
TON_LOCK
Lock detect time
0.3
5
s
s
TOFF_LOCK
CURRENT LIMIT
ILIMIT
Lock release time
Soft current limit value
500
1.8
mA
A
SHORT CIRCUIT CURRENT PROTECTION [ILIMIT [2:0] = 4
ISHT Short circuit current protection
THERMAL SHUTDOWN
TSD
Thermal shutdown temperature
Thermal shutdown hysteresis
160
10
°C
°C
TSD_HYS
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
6.6 Typical Characteristics
1.8
1.6
1.4
1.2
1.0
0.8
0.6
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
6.0
Power Supply at 25C
C001
Figure 1. RDS(ON) vs Power Supply at 25°C
6
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
7 Detailed Description
7.1 Overview
The DRV10963 device is a three phase sensor-less motor driver with integrated power MOSFETs. It is
specifically designed for high efficiency, low noise and low external component count motor drive applications.
The proprietary sensor-less window-less 180° sinusoidal control scheme provides ultra-quiet motor operation by
keeping electrically induced torque ripple small.
Upon start-up, the DRV10963 device will spin the motor in the direction indicated by the FR input pin. The
DRV10963 device will operate a three phase BLDC motor using a sinusoidal control scheme. The magnitude of
the applied sinusoidal phase voltages is determined by the duty cycle of the PWM pin. As the motor spins, the
DRV10963 device provides the speed information at the FG pin.
The DRV10963 device contains an intelligent lock detect function. In the case where the motor is stalled by an
external force, the system will detect the lock condition and will take steps to protect itself as well as the motor.
The operation of the lock detect circuit is described in detail in Lock Detection.
The DRV10963 device also contains several internal protection circuits such as overcurrent protection,
overvoltage protection, undervoltage protection, and overtemperature protection.
7.2 Functional Block Diagram
DRV10963
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
7.3 Feature Description
7.3.1 Speed Input and Control
The DRV10963 provides 3-phase 25-kHz PWM outputs which have an average value of sinusoidal waveforms
from phase to phase. When any phase is measured with reference to ground, the waveform observed will be a
PWM encoded sinusoid coupled with 3rd order harmonics as shown in Figure 2. This encoding scheme simplifies
the driver requirements because there will always be one phase output that is equal to zero.
Figure 2. Sinusoidal Phase Encoding Used in DRV10963
The output amplitude is determined by the supply voltage (VCC) and the commanded PWM duty cycle (PWM) as
described in Equation 1 and illustrated in Figure 3. The maximum amplitude is applied when the commanded
PWM duty cycle is 100%.
Vphpk = PWMdc × VCC
(1)
VCC
100% output
Vphpk
VCC*PWMdc
Figure 3. Output Voltage Amplitude Adjustment
The motor speed is controlled indirectly by using the PWM command to control the amplitude of the phase
voltages which are applied to the motor.
The duty cycle of PWM input is converted into a 9 bit digital number (from 0 to 511). The control resolution is
1/512 ≈ 0.2%. The duty cycle analyzer implements a first order transfer function between the input duty cycle and
the 9 bits digital number. This is illustrated in Figure 4, where τ=80 ms.
8
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
Feature Description (continued)
Figure 4. PWM Command Input Controls the Output Peak Amplitude
Figure 5. Example of PWM Command Input Controlling the Output
The transfer function between the PWM commanded duty cycle and the output peak amplitude is adjustable in
the DRV10963 device. The output peak amplitude is described by Equation 1 when PWMcommand > minimum
operation duty cycle. The minimum operation duty cycle can be set to either 13%, 10%, 5% or no limit by OTP
setting (MINOP_DC[1:0]). Table 1 shows the optional settings for the minimum operation duty cycle. When the
PWM commanded duty cycle is lower than minimum operation duty cycle and higher than 1.5%, the output will
be controlled at the minimum operation duty cycle. When the input duty cycle is lower than 1.5%, the DRV10963
device will not drive the output, and enters the standby mode. This is illustrated in Figure 6.
Table 1. Minimum Operation Duty Cycle
MINIMUM OPERATION DUTY
MINOP_DC[1:0]
CYCLE
0
1
2
3
0 (no limit)
5%
10%
13%
Output Average Amplitude
Output Duty
90%
VCC
13%VCC
10%VCC
5%VCC
10%
0
5% 10%
13%
0
10%
Input Duty
Input Duty
1.5%
Optional Transfer Functions:
(13%, 10%, 5%, no limit)
Example: Minimum Duty Cycle = 10%
Figure 6. Speed Control Transfer Function
7.3.2 Spin up Settings
DRV10963 starts the motor using a procedure which is illustrated in Figure 7.
The motor start profile includes device configurable options for open loop to close loop transition threshold
(HOffth), align time (TAlign), and accelerate rate (RAcc).
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
To align the rotor to the commutation logic the DRV10963 applies an x% duty cycle on phases V and W while
holding phase U at GND. This condition is maintained for TAlign seconds. The x% value is determined by the
VCC voltage (as shown in Table 2) to maintain sufficient driving torque over a wide range of supply voltages.
Power On
Calibration
Align
300 ms
Resistance
Measurement
Open Loop
Accelerate
Coasting
Kt
Measurement
Wait TOFF_LOCK
Close Loop
Closed Loop
Lock Detected
Figure 7. DRV10963 Initialization and Motor Start-up Sequence
Table 2. Align and Open Loop Duty Cycle
DUTY CYCLE DURING ALIGN
VCC VOLTAGE
AND OPEN LOOP (X)%
5.25 to approximately 6 V
4.5 to approximately 5.25 V
3.75 to approximately 4.5 V
3 to approximately 3.75 V
<3
43%
50%
60%
75%
100%
When the align phase completes, the motor is accelerated by applying sinusoidal phase voltages with peak
magnitudes as illustrated in Table 2 and stepping through the commutation sequence at an increasing rate
described by RAcc until the rate of commutation reaches HOffth Hz. When this threshold is reached, the DRV10963
switches to closed loop mode where the commutation drive sequence is determined by the internal control
algorithm and the applied voltage is determined by the PWM commanded duty cycle input. The open loop to
close loop transition threshold (HOffth), align time (TAlign), and the accelerate rate (RAcc) are device configurable
through OTP settings (HO_TH[3:0], TARA_TH[3:0]).
Speed(Hz)
Close Loop
Open loop to
close loop
transition
threshold
Open Loop
Accelerate
0
Align
Time (s)
Figure 8. DRV10963 Start-up Profile
The selection of handoff threshold (HOffth) can be determined by experimental testing. The goal is to choose a
handoff threshold that is as low as possible and allows the motor to smoothly and reliably transition between the
open loop acceleration and the closed loop acceleration. Normally higher speed motors (maximum speed)
require a higher handoff threshold because higher speed motors have lower Kt and as a result lower BEMF.
Table 3 shows the configurable settings for the handoff threshold. Maximum speed in electrical Hz are shown as
a guide to assist in identifying the appropriate handoff speed for a particular application.
10
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
Table 3. Motor Handoff Speed Threshold Options
MAXIMUM SPEED (Hz)
<100
HOffth (Hz)
12.5
25
HO_TH [3:0]
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
100 to approximately 150
150 to approximately 200
200 to approximately 250
250 to approximately 300
300 to approximately 350
350 to approximately 400
400 to approximately 450
450 to approximately 500
500 to approximately 560
560 to approximately 620
620 to approximately 700
700 to approximately 800
800 to approximately 900
>900
37.5
50
62.5
75
87.5
100
112.5
125
137.5
150
162.5
175
187.5
The selection of align time (TAlign) and accelerate rate (RAcc) can also be determined by experimental testing.
Motors with higher inertia typically require a longer align time and slower accelerate rate while motors with low
inertia typically require a shorter align time and a faster accelerate rate. System tradeoffs should be done to
optimize start up reliability versus spin up time. TI recommends starting with choosing the less aggressive
settings (slow RAcc and large TAlign) to sacrifice the spin up time in favor of highest success rate. Once the
system is verified to work reliably the more aggressive settings (higher RAcc and smaller TAlign) can be used to
decrease the spin up time while carefully monitoring the success rate.
Table 4 shows the configurable settings for TAlign and RAcc
.
Table 4. Motor Alignment and Accelerate Options
TAlign (ms)
40
RAcc (Hz/s)
TARA_TH[3:0]
150
140
130
120
110
100
90
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
80
120
160
200
240
280
320
80
360
70
400
60
440
50
480
40
520
30
560
20
600
10
7.3.3 Motor Direction Change
The DRV10963 can be easily configured to drive the motor in either direction by setting the input on the FR
(Forward Reverse) pin to a logic 1 or logic 0 state. The direction of commutation as described by the
commutation sequence is illustrated in Table 5.
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
Table 5. Motor Direction Phase Sequencing
FR = 10
FR = 01
Motor direction
U->V->W
U->W->V
7.3.4 Motor Frequency Feedback (FG)
During operation of the DRV10963 device, the FG pin provides an indication of the speed of the motor. The
output provided on this pin can be configured by use of an OTP setting (FGOPT) and by applying a logic signal
to the FGS pin. The configuration of this output is defined in Table 6.
Table 6. FG Motor Status Speed Indicator Configuration
MOTOR CONDITION
(FGS = 1)
FGOPT=1,(FGS = 0)
FGOPT=0,(FGS = 0)
DRV10963xxDSNR Normal
Operation
Toggles once every 2
electrical cycles
Toggles once every 3
electrical cycles
Toggles once per electrical cycle
As seen in Table 6, the FG pin can be configured to toggle either once per electrical cycle, once per 2 electrical
cycles or once per every 3 electrical cycles. Using this information and the number of pole pairs in the motor, the
mechanical speed of the motor can be determined.
The formula to determine the speed of the motor is:
If FGS = 1, RPM = (FREQFG × 60)/ number of pole pairs
(2)
(3)
If FGS = 0, FGOPT=1, RPM = (FREQFG × 120)/ number of pole pairs
or
If FGS = 0, FGOPT=0, RPM = (FREQFG × 180)/ number of pole pairs
(4)
The FG pin has built in short circuit protection, which limits the current in the event that the pin is shorted to VCC.
The current will be limited to ISC_FG
.
7.3.5 Lock Detection
When the motor is locked by some external condition the DRV10963 will detect the lock condition and will take
action to protect the motor and the device. The lock condition must be properly detected whether it occurs as a
result of a slowly increasing load or a sudden shock.
The DRV10963 reacts to lock conditions by stopping the motor drive. To stop driving the motor the phase
outputs are placed into a high impedance state. To prevent the current which is flowing in the motor from being
returned to the power supply (VCC) the DRV10963 uses an ANTI VOLTAGE SURGE feature. This feature is
described in a following section. After successfully transitioning into a high impedance state as the result of a
lock condition the DRV10963 will attempt to restart the motor after TOFF_LOCK seconds.
The DRV10963 has a comprehensive lock detect function which includes 5 different lock detect schemes. Each
of these schemes detects a particular condition of lock as illustrated in Figure 9.
Frequency Overflow
Bemf Abnormal
Speed Abnormal
Closed Loop Stuck
Open Loop Stuck
Tri-state
and Restart
Logic
Or
Figure 9. Lock Detect
The behavior of each lock detect scheme is described in the following sections.
12
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
7.3.5.1 Lock1: Frequency Overflow
For most applications the maximum electrical frequency of the motor will be less than 3 kHz. If the motor is
stopped then the BEMF voltage will be zero. Under this condition, when the DRV10963 device is in the closed
loop mode, the sensor less control algorithm will continue to accelerate the electrical commutation rate even
though the motor is not spinning. A lock condition is triggered if the electrical frequency exceeds 3 kHz.
7.3.5.2 Lock2: BEMF Abnormal
For any specific motor, the integrated value of BEMF during half of an electronic cycle will be a constant as
illustrated by the shaded green area in Figure 10. This is true regardless of whether the motor runs fast or slow.
The DRV10963 monitors this value and uses it as a criterion to determine if the motor is in a lock condition.
The DRV10963 uses the integrated BEMF to determine the Kt value of the motor during the initial motor start.
Based on this measurement a range of acceptable Kt values is established. This range is referred to as Kt_low
and Kt_high. During closed loop motor operation the Ktc value is continuously updated. If the calculated Ktc goes
beyond the acceptable range a lock condition is triggered. This is illustrated in Figure 11.
Figure 10. BEMF Integration
Figure 11. Abnormal Kt Lock Detect
7.3.5.3 Lock3: Speed Abnormal
If the motor is in normal operation the motor BEMF will always be less than the voltage applied to the phase. The
DRV10963 sensorless control algorithm is continuously updating the value of the motor BEMF based on the
speed of the motor and the motor Kt as shown in Figure 12. If the calculated value for motor BEMF is higher than
the applied voltage (U) for a certain period of time (TON_LOCK) then there is an error in the system. The
calculated value for motor BEMF is wrong or the motor is out of phase with the commutation logic. When this
condition is detected a lock detect is triggered.
Figure 12. BEMF Monitoring
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
7.3.5.4 Open Loop Stuck
This lock condition is active when the DRV10963 device is operating in the open loop mode. When the open loop
commutation rate becomes higher than the open to closed loop threshold (HOffth - see Figure 8) and the zero
cross is not detected for the time corresponding to 2 electrical cycles then this is an indication that the motor is
not moving. Under this condition the open loop stuck lock condition will be triggered.
7.3.6 Soft Current Limit
The current limit function provides active protection for preventing damage as a result of high current. The soft
current limit does not use direct current measurement for protection, but rather, uses the measured motor
resistance (Rm) and motor velocity constant (Kt) to limit the voltage applied to the phase (U) such that the
current does not exceed the limit value (ILIMIT). This is illustrated in Figure 13 based on the calculation shown in
Equation 5.
The soft limit is only active when in normal closed loop mode and does not result in a fault condition nor does it
result in the motor being stopped. The soft current limit is typically useful for limiting the current that results from
heavy loading during motor acceleration.
Figure 13. Current Limit
ULIMIT=ILIMIT × R_m + Speed × Kt
(5)
ILIMIT is configured by OTP setting (ILIMIT [2:0]) according to Table 7.
NOTE
The soft current limit calculation is not correct if the motor is out of phase with the
commutation control logic (locked rotor). The soft current limit will not be effective under
this condition.
Table 7. ILIMIT Settings
ILIMIT [2:0]
ILIMIT
No current limit
125 mA
0
1
2
3
4
5
6
7
250 mA
375 mA
500 mA
625 mA
750 mA
875 mA
7.3.7 Short Circuit Current Protection
The short circuit current protection function shuts off drive to the motor by placing the motor phases into a high
impedance state if the current in any motor phase exceeds the short circuit protection limit ISHT. The DRV10963
device will go through the initialization sequence and will attempt to restart the motor after the short circuit
condition is removed. This function is intended to protect the device and the motor from catastrophic failure when
subjected to a short circuit condition.
14
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
7.3.8 Anti-Voltage Surge (AVS)
Under normal operation the DRV10963 acts to transfer energy from the power supply to the motor to generate
torque, which results in angular rotation of the motor. Under certain conditions, however, energy which is stored
in the motor in the form of inductive energy or angular momentum (mechanical energy) can be returned to the
power supply. This can happen whenever the output voltage is quickly interrupted or whenever the voltage
applied to the motor becomes less than the BEMF voltage generated by the motor. The energy which is returned
to the supply can cause the supply voltage to increase. This condition is referred to as voltage surge.
The DRV10963 includes an anti-voltage-surge (AVS) feature which prevents energy from being transferred from
the motor to the power supply. This feature helps to protect the DRV10963 as well as any other components that
are connected to the power supply (VCC).
7.3.8.1 Protecting Against the Return of Mechanical Energy
Mechanical energy is typically returned to the power supply when the speed command is abruptly decreased. If
the voltage applied to the phase becomes less than the BEMF voltage then the motor will work as a generator
and current will flow from the motor back to VCC. This is illustrated in Figure 14. To prevent this from happening,
the DRV10963 buffers the speed command value and limits the rate at which it is able to change. The AVS
function acts to ensure that the effective output amplitude (U) is maintained to be larger than the BEMF voltage.
This prevents current from becoming less than zero. The value of BEMF used to perform this function is
calculated by the motor Kt and the motor speed.
Figure 14. Mechanical AVS
7.3.8.2 Protecting Against the Return of Inductive Energy
When the DRV10963 suddenly stops driving the motor, the current which is flowing in the motor’s inductance will
continue to flow. It flows through the intrinsic body diodes in the mosfets and charges VCC. An example of this
behavior is illustrated by the two pictures in the top half of Figure 15. When the driver is active, the current flows
from S1 to the motor and then to S6 and is returned to ground. When the driver is placed into a high impedance
(tri-state) mode, the current goes flows from ground through the body diode of S2 to the motor and then through
the body diode of S5 to VCC. The current will continue to flow through the motor’s inductance in this direction
until the inductive energy is dissipated.
Figure 15. Inductive AVS
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
The lower two pictures in Figure 14 illustrate how the AVS circuit in the DRV10963 device prevents this energy
from being returned to the supply. When the AVS condition is detected the DRV10963 device will act to turn on
the low side device designated as S6. This allows the current flowing in the motor inductance to be returned to
ground instead of being directed to the VCC supply voltage.
7.3.9 Control Advance Angle
To achieve the best efficiency it is often desirable to control the drive state of the motor so that the motor’s phase
current is aligned with the motor’s BEMF voltage.
To align the motor’s phase current with the motor’s BEMF voltage the inductive effect of the motor must be
considered. The voltage applied to the motor should be applied in advance of the motor’s BEMF voltage. This is
illustrated in Figure 16. The DRV10963 provides configuration bits (CTRL_ANG[4:0] )for controlling the time
(Tadv) between the driving voltage and BEMF. For motors with salient pole structures, aligning the motor BEMF
voltage with the motor current may not achieve the best efficiency. In these applications the timing advance
should be adjusted accordingly. This can be accomplished by operating the system at constant speed and load
conditions and by adjusting the Tadv until the minimum current is achieved.
Figure 16. DRV10963 Advance Angle Control
Table 8. Control Advance Angle Settings
CTRL_ANG[4:0]
Tadv
0
0
1
20 µs
2
40 µs
3
60 µs
n
n × 20 µs
120 µs
160 µs
620 µs
6
8
31
7.3.10 Overtemperature Protection
The DRV10963 contains a thermal shut down function which disables motor operation when the device junction
temperature has exceeded TSD. Motor operation will resume when the junction temperature becomes lower than
TSD - TSD_HYS
.
7.3.11 Undervoltage Protection
The DRV10963 contains an undervoltage lockout feature, which prevents motor operation whenever the supply
voltage (VCC) becomes too low. Upon power up, the DRV10963 will operate once VCC rises above VUVLO_H
.
The DRV10963 will continue to operate until VCC falls below VUVLO_L
.
7.3.12 OTP Configuration
The DRV10963 features OTP (one time programmable) bits to allow for flexible configuration of the device in
order for optimization over a wide range of applications. Selection of various OTP options is described
throughout this specification. The DRV10963JJ, DRV10963JM, DRV10963JU, and DRV10963JA parts listed in
Table 10 are configured at the factory based on popular OTP settings for several different applications. TI
provides EVM hardware along with a special GUI and a Motor System Tuning Guide which provides detailed
instructions for determining the right part for your application. If your application requires settings not provided in
16
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
any of the DRV10963Jx parts then the DRV10963P part can be used. The DRV10963P part provides blank OTP
settings that can be configured for optimal performance in your application. The TI provided EVM and GUI will
allow you to configure the OTP settings. Consult your TI representative if your application requires settings that
are not available in the DRV10963Jx configurations described and if you are unable to use the DRV10963P
option. The OTP bits used to configure the various part revisions are shown for reference in Table 10.
Table 9. OTP Configuration Bits
OTP BIT NAMES
DESCRIPTION
REFERENCE TO
Minimum
operational duty
cycle
MINOP_DC[1:0]
Figure 6
Standby Mode and Sleep
Mode
SLEEP_EN
TARA_TH[3:0]
HO_TH[3:0]
ILIMIT[2:0]
Sleep mode enable
Start-up time and
accelerate setting
Spin up Settings
Spin up Settings
Table 7
Openloop to closed
loop threshold.
Current limit
setting.
Control advance
angle.
CTRL_ANG[4:0]
FGOPT
Table 8
Motor Frequency Feedback
(FG)
FG output option.
Table 10. The OTP Setting of the Factory Configured Parts
MINOP_DC
[1:0]
CTRL_ANG
[4:0]
SLEEP_EN
TARA_TH [3:0] HO_TH [3:0]
ILIMIT [2:0]
FGOPT
DRV10963JJ
DRV10963JM
DRV10963JU
DRV10963JA
DRV10963P
2
2
2
2
0
1
1
1
1
0
7
E
C
7
8
4
7
8
0
4
4
4
4
0
6
6
6
8
0
0
1
0
0
0
0
7.4 Device Functional Modes
7.4.1 Standby Mode and Sleep Mode
When the PWM commanded duty cycle input is lower than 1.5%, the phase outputs will be put into a high
impedance state. The device will stop driving the motor. The device logic is still active during standby mode and
the DRV10963 device will consume current as specified by IVCC
.
When the PWM commanded duty cycle input is driven to 0% (less than VIL_PWM for at least TSLEEP time), the
DRV10963 device will enter a low power sleep mode. In sleep mode, most of the circuitry in the device will be
disabled to minimize the system current. The current consumption in this state is specified by IVCC_SLEEP
.
The device will remain in sleep mode until either the PWM commanded duty cycle input is driven to a logic high
(higher than VIH_PWM) or the PWM input pin is allowed to float. If the input is allowed to float an internal pullup
resistor will raise the voltage to a logic high level.
Recovering from sleep mode is treated the same as power on condition as illustrated in Figure 7.
As part of the device initialization the motor resistance value and the motor Kt value are measured during the
initial motor spin up as shown in Figure 7. Whenever the part is executing the initialization sequence it is
important to note that the values determined by any previous spin up cycles no longer exist. In order for the
motor resistance value and the motor Kt value to be properly initialized the system should be allowed to come to
a complete stop before the next restart attempt.
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
Device Functional Modes (continued)
Sleep mode can be disabled by OTP setting (SLEEP_EN). In this condition, the motor resistance value and the
motor Kt value are preserved and the motor can reliably spin up without coming to a complete stop. This feature
is referred to as the ‘re-synchronize’ function. If the ‘re-synchronize’ function is required the sleep mode cannot
be used.
18
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
DRV10963 is used in sensorless 3-phase BLDC motor control. The driver provides a high performance, high
reliability, flexible and simple solution for compute fan applications. The following design shows a common
application of the DRV10963.
8.2 Typical Application
Vcc
100k
1
2
3
4
5
10
9
PWMIN
FG
FG
PWM
GND
FR
FGS
VCC
W
8
Vcc
7
2.2uF
U
V
Gnd
6
GND
Gnd
M
Figure 17. Typical Application Schematic
8.2.1 Design Requirements
Table 11 lists several key motor characteristics and recommended ranges which the DRV10963 is capable of
driving. However, that does not necessarily mean motors outside these boundaries cannot be driven by
DRV10963.
Recommended ranges listed in Table 11 can serve as a general guideline to quickly decide whether DRV10963
is a good fit for an application. Motor performance is not ensured for all uses.
Table 11. Key Motor Characteristics and Recommended Ranges
Rm (Ω)
Lm (µH)
Kt (mV/Hz)
fFG_max (Hz)
Recommended
Value
2.5 ~ 36
50 ~ 10000
1 ~ 100
1300
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
Rm - Motor phase resistance between phase to phase;
Lm - Motor phase to phase inductance between phase to phase;
Kt - Motor BEMF constant from phase to center tape;
fFG_max - Maximum electrical frequency. Maximum motor speed can be calculated from:
•
•
If FGS = 1, RPM = (fFG_max × 60)/ number of pole pairs
If FGS = 0, RPM = (fFG_max × 120)/ number of pole pairs
8.2.2 Detailed Design Procedure
1. Refer to Design Requirements and make sure your system meets the recommended application range.
2. Refer to the DRV10963 Tuning Guide and measure the motor parameters.
3. Refer to the DRV10963 Tuning Guide. Configure the parameters using DRV10963 GUI, and optimize the
motor operation. The Tuning Guide takes the user through all the configurations step by step, including: start-up
operation, closed-loop operation, current control, initial positioning, lock detection, and anti-voltage surge.
4. Build your hardware based on Layout Guidelines.
5. Connect the device into system and validate your system solution
8.2.3 Application Curves
NOTE: FG_OUT Signal Being Held HIGH During Locked Rotor
Condition (Stall)
Figure 19. Reference PCB Start-Up (Align-Acceleration)
Figure 18. Reference PCB Sinusoidal Current Profile
Profile
20
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
Figure 20. Reference PCB Open Loop and Close Loop
Figure 21. Reference PCB Closed Loop
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: DRV10963
DRV10963
SLAS955A –MARCH 2013–REVISED JULY 2015
www.ti.com
9 Power Supply Recommendations
The DRV10963 is designed to operate from an input voltage supply, V(VCC), range from 2.1 and 5.5 V. The user
must place a 2.2-μF ceramic capacitor rated for VCC as close as possible to the VCC and GND pin.
10 Layout
10.1 Layout Guidelines
The package uses an exposed pad to remove heat from the device. For proper operation, this pad must be
thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can
be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without
internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on
the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom
layers.
For details about how to design the PCB, refer to TI application report, PowerPAD™ Thermally Enhanced
Package (SLMA002), and TI application brief, PowerPAD™ Made Easy (SLMA004), available at www.ti.com. In
general, the more copper area that can be provided, the more power can be dissipated.
10.2 Layout Example
2.2uF
GND
100k
10
1
2
PWM
FG
100k
9
8
7
FGS
VCC
W
GND
FR
GND
3
4
(PPAD)
U
6
5
V
GND
Figure 22. DRV10963 Layout Example
22
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV10963
DRV10963
www.ti.com
SLAS955A –MARCH 2013–REVISED JULY 2015
11 Device and Documentation Support
11.1 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.2 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: DRV10963
PACKAGE OPTION ADDENDUM
www.ti.com
11-Aug-2015
PACKAGING INFORMATION
Orderable Device
DRV10963DSNR
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
ACTIVE
SON
SON
SON
SON
SON
SON
SON
SON
SON
SON
SON
DSN
10
10
10
10
10
10
10
10
10
10
10
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
10963B
DRV10963JADSNR
DRV10963JADSNT
DRV10963JJDSNR
DRV10963JJDSNT
DRV10963JMDSNR
DRV10963JMDSNT
DRV10963JUDSNR
DRV10963JUDSNT
DRV10963PDSNR
DRV10963PDSNT
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
DSN
DSN
DSN
DSN
DSN
DSN
DSN
DSN
DSN
DSN
3000
250
Green (RoHS
& no Sb/Br)
963JA
963JA
963JJ
963JJ
963JM
963JM
963JU
963JU
963P
Green (RoHS
& no Sb/Br)
3000
250
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
3000
250
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
3000
250
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
3000
250
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
963P
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
11-Aug-2015
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
2-Dec-2015
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
DRV10963JADSNR
DRV10963JADSNT
DRV10963JJDSNR
DRV10963JJDSNT
DRV10963JMDSNR
DRV10963JMDSNT
DRV10963JUDSNR
DRV10963JUDSNT
DRV10963PDSNR
DRV10963PDSNT
SON
SON
SON
SON
SON
SON
SON
SON
SON
SON
DSN
DSN
DSN
DSN
DSN
DSN
DSN
DSN
DSN
DSN
10
10
10
10
10
10
10
10
10
10
3000
250
330.0
180.0
330.0
180.0
330.0
180.0
330.0
180.0
330.0
180.0
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
0.8
0.8
0.8
0.8
0.8
0.8
0.8
0.8
0.8
0.8
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
3000
250
3000
250
3000
250
3000
250
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
2-Dec-2015
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
DRV10963JADSNR
DRV10963JADSNT
DRV10963JJDSNR
DRV10963JJDSNT
DRV10963JMDSNR
DRV10963JMDSNT
DRV10963JUDSNR
DRV10963JUDSNT
DRV10963PDSNR
DRV10963PDSNT
SON
SON
SON
SON
SON
SON
SON
SON
SON
SON
DSN
DSN
DSN
DSN
DSN
DSN
DSN
DSN
DSN
DSN
10
10
10
10
10
10
10
10
10
10
3000
250
367.0
210.0
367.0
210.0
367.0
210.0
367.0
210.0
367.0
210.0
367.0
185.0
367.0
185.0
367.0
185.0
367.0
185.0
367.0
185.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
3000
250
3000
250
3000
250
3000
250
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated
DRV10963JJDSNT CAD模型
引脚图
封装焊盘图
DRV10963JJDSNT 替代型号
| 型号 | 制造商 | 描述 | 替代类型 | 文档 |
| DRV10963JJDSNR | TI | DRV10963 5-V, Three-Phase, Sensorless BLDC Motor Driver | 类似代替 |
|
DRV10963JJDSNT 相关器件
| 型号 | 制造商 | 描述 | 价格 | 文档 |
| DRV10963JMDSNR | TI | 暂无描述 | 获取价格 |
|
| DRV10963JMDSNT | TI | DRV10963 5-V, Three-Phase, Sensorless BLDC Motor Driver | 获取价格 |
|
| DRV10963JUDSNR | TI | 5-V nominal, 1.8-A peak sensorless sinusoidal control 3-phase BLDC motor driver 10-SON -40 to 125 | 获取价格 |
|
| DRV10963JUDSNT | TI | DRV10963 5-V, Three-Phase, Sensorless BLDC Motor Driver | 获取价格 |
|
| DRV10963PDSNR | TI | DRV10963 5-V, Three-Phase, Sensorless BLDC Motor Driver | 获取价格 |
|
| DRV10963PDSNT | TI | 5W, 5V 3-Phase Sinusodal sensorless motor driver 10-SON -40 to 125 | 获取价格 |
|
| DRV10963_15 | TI | DRV10963 5-V, Three-Phase, Sensorless BLDC Motor Driver | 获取价格 |
|
| DRV10964 | TI | 具有自动调优功能的 5V 标称电压、1.8A 峰值无传感器正弦控制三相 BLDC 电机驱动器 | 获取价格 |
|
| DRV10964FFDSNR | TI | 具有自动调优功能的 5V 标称电压、1.8A 峰值无传感器正弦控制三相 BLDC 电机驱动器 | DSN | 10 | -40 to 125 | 获取价格 |
|
| DRV10964FFDSNT | TI | 具有自动调优功能的 5V 标称电压、1.8A 峰值无传感器正弦控制三相 BLDC 电机驱动器 | DSN | 10 | -40 to 125 | 获取价格 |
|
DRV10963JJDSNT 相关文章
英伟达CEO黄仁勋本周将访问中国，业界高度关注
- 2025-01-15
- 4
美出台禁令：禁止进口中国联网汽车软硬件技术，引发产业震荡
- 2025-01-15
- 3
中美科技博弈升级：中国加强美企出口审查，东南亚、印度扩产路受阻
- 2025-01-15
- 7
台积电美国厂面临封装能力挑战，4nm芯片进入质量验证最后阶段
- 2025-01-15
- 4
