AD7981HRMZ [ADI]
High Temperature, 16-Bit, 600 kSPS PulSAR ADC;
| 型号： | AD7981HRMZ |
| 厂家： | 
ADI |
| 描述： | High Temperature, 16-Bit, 600 kSPS PulSAR ADC |
| 文件： | 总26页 (文件大小：2013K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
High Temperature, 16-Bit,
600 kSPS PulSAR ADC
AD7981
Data Sheet
FEATURES
Extreme high temperature operation
TYPICAL APPLICATION CIRCUIT
2.5V to 5.0V 2.5V
Specified temperature range
−55°C to +210°C (10-lead FLATPACK)
−55°C to +175°C (10-Lead MSOP)
High performance
16-bit resolution with no missing codes
600 kSPS throughput with no latency/pipeline delay
SNR: 91 dB typical at 1 kHz input frequency
THD: −102 dB typical at 1 kHz input frequency
INL: 2.5 LSB maximum, DNL: 0.9 LSB maximum
Low power
VIO
SDI
1.8V TO 5.0V
REF VDD
0V TO V
REF
IN+
IN–
SCK
SDO
CNV
AD7981
3- OR 4-WIRE INTERFACE
(SPI, DAISY CHAIN, CS)
GND
Figure 1.
2.25 mW typical at 600 kSPS (VDD only)
4.65 mW typical at 600 kSPS (total)
75 µW typical at 10 kSPS
Small footprint
10-lead, 3 mm × 3 mm, monometallic wire bonding MSOP
10-lead, 0.255 mm × 0.255 mm, monometallic wire
bonding FLATPACK
Pseudo differential analog input range
0 V to VREF with VREF between 2.4 V and 5.1 V
Single-supply 2.5 V operation with 1.8 V to 5 V logic interface
SPI-/QSPI-/MICROWIRE-/DSP-compatible digital interface
Daisy-chain multiple ADCs and busy indicator
APPLICATIONS
Downhole drilling and instrumentation
Avionics
Heavy industrial
High temperature environments
3-wire bus and provides an optional busy indicator. It is compatible
with 1.8 V, 2.5 V, 3 V, or 5 V logic, using the separate supply, VIO.
GENERAL DESCRIPTION
The AD79811 is a 16-bit, successive approximation, PulSAR®
analog-to-digital converter (ADC) designed for high temperature
operation. The AD7981 is capable of sample rates of up to 600 kSPS
while maintaining low power consumption from a single power
supply, VDD. It is a fast throughput, high accuracy, high tempera-
ture, successive approximation register (SAR) ADC, packaged in a
small form factor with a versatile serial port interface (SPI).
For space constrained applications, the AD7981 is available in a
10-lead mini small outline package (MSOP) with operation speci-
fied from −55°C to +175°C and 10-lead ceramic flat package
(FLATPACK) with operation specified from −55°C to +210°C.
These packages are designed for robustness at extreme tempera-
tures, including monometallic wire bonding, and are qualified
for up to 1000 hours of operation at the maximum temperature
rating.
On the CNV rising edge, the AD7981 samples an analog input,
IN+, between 0 V and REF with respect to a ground sense, IN−.
The reference voltage, REF, is applied externally and can be set
independent of the supply voltage, VDD. The device power
scales linearly with throughput.
The AD7981 is a member of a growing series of high temperature
qualified products offered by Analog Devices, Inc. For a complete
selection of available high temperature products, see the high
temperature product list and qualification data available at
www.analog.com/hightemp.
The SPI-compatible serial interface also features the ability,
using the SDI input, to daisy-chain several ADCs on a single,
1 Protected by U.S. Patent 6,703,961.
Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2014–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
AD7981
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Analog Input ............................................................................... 16
Driver Amplifier Choice ........................................................... 16
Voltage Reference Input ............................................................ 17
Power Supply............................................................................... 17
Digital Interface.......................................................................... 17
Applications....................................................................................... 1
Typical Application Circuit ............................................................. 1
General Description......................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Timing Specifications .................................................................. 5
Absolute Maximum Ratings............................................................ 6
ESD Caution.................................................................................. 6
Pin Configuration and Function Descriptions............................. 7
Typical Performance Characteristics ............................................. 8
Terminology .................................................................................... 13
Theory of Operation ...................................................................... 14
Circuit Information.................................................................... 14
Converter Operation.................................................................. 14
Typical Connection Diagram.................................................... 15
CS
CS
CS
CS
Mode, 3-Wire Without a Busy Indicator........................... 18
Mode, 3-Wire with a Busy Indicator ................................. 19
Mode, 4-Wire Without a Busy Indicator........................... 20
Mode, 4-Wire with a Busy Indicator ................................. 21
Chain Mode Without a Busy Indicator ................................... 22
Chain Mode with a Busy Indicator.......................................... 23
Applications Information .............................................................. 24
Printed Circuit Board (PCB) Layout ....................................... 25
Outline Dimensions....................................................................... 26
Ordering Guide .......................................................................... 26
REVISION HISTORY
7/2017—Rev. A to Rev. B
Change to Conversion Time: CNV Rising Edge to Data Available
Parameter; Table 3.............................................................................. 5
Changes to Figure 12.........................................................................9
Added Figure 15 ................................................................................9
Changes to Figure 18 and Figure 21 ............................................ 10
Added Figure 22 and Figure 23 .................................................... 10
Change to Figure 26 ....................................................................... 11
Added Figure 27, Figure 28, Figure 29 ........................................ 11
Added Figure 33 and Figure 34 .................................................... 12
Change to Figure 35 Caption ....................................................... 12
Changes to Circuit Information Section ..................................... 14
Updated Outline Dimensions....................................................... 26
Changes to Ordering Guide.......................................................... 26
10/2016—Rev. 0 to Rev. A
Added 10-Lead FLATPACK..............................................Universal
Changes to Features Section and General Description Section. 1
Changes to Integral Nonlinearity (INL) Parameter, Table 1....... 3
Changes to Power Dissipation Parameter and Temperature
Range, Specified Performance Parameter, Table 2....................... 4
Changes to Table 4............................................................................ 6
Added Figure 5; Renumbered Sequentially .................................. 7
Changes to Figure 6, Figure 7, and Figure 8 ................................. 8
Added Figure 9, Figure 10, and Figure 11..................................... 8
10/2014—Revision 0: Initial Version
Rev. B | Page 2 of 26
Data Sheet
AD7981
SPECIFICATIONS
VDD = 2.5 V, VIO = 2.3 V to 5.5 V, VREF = 5 V, TMIN to TMAX, unless otherwise noted.
Table 1.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
RESOLUTION
16
Bits
ANALOG INPUT
Voltage Range
Absolute Input Voltage
IN+ − IN−
IN+
IN−
0
−0.1
−0.1
VREF
VREF + 0.1
+0.1
V
V
V
Analog Input Common-Mode Rejection Ratio (CMRR)
Leakage Current at 25°C
Input Impedance
fIN = 100 kHz
Acquisition phase
60
1
dB
nA
See the Analog Input section
ACCURACY
No Missing Codes
Differential Nonlinearity (DNL)
16
−0.9
Bits
LSB1
LSB1
VREF = 5 V
VREF = 2.5 V
0.4
0.5
+0.9
Integral Nonlinearity (INL)
10-Lead MSOP2
VREF = 5 V
VREF = 2.5 V
VREF = 5 V
VREF = 2.5 V
VREF = 5 V
VREF = 2.5 V
TMIN to TMAX
−2.0
−2.5
0.7
0.6
0.7
0.6
0.75
1.2
2
+2.0
+2.5
LSB1
LSB1
10-Lead FLATPACK2
Transition Noise
LSB1
LSB1
LSB1
LSB1
Gain Error3
LSB1
Gain Error Temperature Drift
Zero Error3
Zero Temperature Drift
Power Supply Sensitivity
0.35
0.08
0.45
0.1
ppm/°C
mV
ppm/°C
LSB1
TMIN to TMAX
−1
0
+1
VDD = 2.5 V ± 5%
THROUGHPUT
Conversion Rate
Transient Response
AC ACCURACY4
Dynamic Range
600
290
kSPS
ns
Full-scale step
VREF = 5 V
VREF = 2.5 V
OSR = 256
fIN = 1 kHz, VREF = 5 V
fIN = 1 kHz, VREF = 2.5 V
fIN = 1 kHz
fIN = 1 kHz
fIN = 1 kHz, VREF = 5 V
fIN = 1 kHz, VREF = 2.5 V
92
87
110
91
86
104
−102
90.5
85.5
dB
dB
dB
dB
dB
dB
dB
dB
dB
Oversampled Dynamic Range5
Signal-to-Noise Ratio (SNR)
89
Spurious-Free Dynamic Range (SFDR)
Total Harmonic Distortion (THD)
Signal-to-Noise-and-Distortion (SINAD) Ratio
1 LSB means least significant bit. With the 5 V input range, 1 LSB is 76.3 µV.
2 MSOP operation is specified from −55°C to +175°C and FLATPACK operation specified is specified from −55°C to +210°C.
3 See the Terminology section. These specifications include full temperature range variation, but not the error contribution from the external reference.
4 All ac accuracy specifications (in dB) are referred to an input full-scale range (FSR). Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
5 The oversampled dynamic range is the ratio of the peak signal power to the noise power (for a small input) measured in the ADC output fast Fourier transform (FFT)
from dc up to fS/(2 × OSR), where fS is the ADC sample rate and OSR is the oversampling ratio.
Rev. B | Page 3 of 26
AD7981
Data Sheet
VDD = 2.5 V, VIO = 2.3 V to 5.5 V, VREF = 5 V, TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Test Conditions/Comments
600 kSPS, VREF = 5 V
VDD = 2.5 V
Min
Typ
Max
Unit
REFERENCE
Voltage Range (VREF
Load Current
)
2.4
5.1
V
µA
330
SAMPLING DYNAMICS
−3 dB Input Bandwidth
Aperture Delay
DIGITAL INPUTS
Logic Levels
10
2
MHz
ns
Input Voltage
Low (VIL)
VIO > 3 V
VIO ≤ 3 V
VIO > 3 V
VIO ≤ 3 V
–0.3
–0.3
0.7 × VIO
0.9 × VIO
0.3 × VIO
0.1 × VIO
VIO + 0.3
VIO + 0.3
V
V
V
µA
High (VIH)
Input Current
Low (IIL)
High (IIH)
−1
−1
+1
+1
µA
µA
DIGITAL OUTPUTS
Data Format
Pipeline Delay
Serial, 16 bits, straight binary
Conversion results available immediately
after completed conversion
Output Voltage
Low (VOL)
High (VOH)
ISINK = 500 µA
ISOURCE = −500 µA
0.4
V
V
VIO − 0.3
POWER SUPPLIES
VDD
VIO
2.375
2.3
2.5
2.625
5.5
V
V
Specified performance
VIO Range
Standby Current1, 2
Power Dissipation
Total
1.8
5.5
V
µA
VDD and VIO = 2.5 V
VDD = 2.625 V, VREF = 5 V, VIO = 3 V
10 kSPS
0.35
75
µW
600 kSPS (MSOP)
600 kSPS (FLATPACK)
600 kSPS
4.65
4.65
2.25
1.5
7
12
mW
mW
mW
mW
VDD Only
REF Only
600 kSPS
VIO Only
600 kSPS
0.9
mW
Energy per Conversion
TEMPERATURE RANGE
Specified Performance3
10-Lead FLATPACK
10-Lead MSOP
7.75
nJ/sample
TMIN to TMAX
−55
−55
+210
+175°C
°C
°C
1 With all digital inputs forced to VIO or GND as required.
2 During the acquisition phase.
3 Qualified for up to 1000 hours of operation at the maximum temperature rating.
Rev. B | Page 4 of 26
Data Sheet
AD7981
TIMING SPECIFICATIONS
VDD = 2.375 V to 2.625 V, VIO = 3.3 V to 5.5 V, TMIN to TMAX, unless otherwise stated. See Figure 2 and Figure 3 for load conditions.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
CONVERSION AND ACQUISITION TIMES
Conversion Time: CNV Rising Edge to Data Available
Acquisition Time
Time Between Conversions
CNV PULSE WIDTH (CS MODE)
tCONV
tACQ
tCYC
800
290
1667
10
1200
ns
ns
ns
ns
tCNVH
SCK
SCK Period (CS Mode)
tSCK
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
10.5
12
13
ns
ns
ns
ns
15
SCK Period (Chain Mode)
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
SCK Low Time
SCK High Time
SCK Falling Edge to Data Remains Valid
SCK Falling Edge to Data Valid Delay
VIO Above 4.5 V
tSCK
11.5
13
14
16
4.5
4.5
3
ns
ns
ns
ns
ns
ns
ns
tSCKL
tSCKH
tHSDO
tDSDO
9.5
11
12
14
ns
ns
ns
ns
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
CS MODE
CNV or SDI Low to SDO D15 MSB Valid
VIO Above 3 V
VIO Above 2.3 V
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance
SDI Valid Setup Time from CNV Rising Edge
SDI Valid Hold Time from CNV Rising Edge
CHAIN MODE
tEN
10
15
20
ns
ns
ns
ns
ns
tDIS
tSSDICNV
tHSDICNV
5
2
SDI Valid Hold Time from CNV Rising Edge
SCK Valid Setup Time from CNV Rising Edge
SCK Valid Hold Time from CNV Rising Edge
SDI Valid Setup Time from SCK Falling Edge
SDI Valid Hold Time from SCK Falling Edge
SDI High to SDO High (Chain Mode with Busy Indicator)
tHSDICNV
tSSCKCNV
tHSCKCNV
tSSDISCK
tHSDISCK
tDSDOSDI
0
5
5
2
3
ns
ns
ns
ns
ns
ns
15
1
Y% VIO
500µA
I
OL
1
X% VIO
tDELAY
tDELAY
2
2
V
V
V
IH
IH
1.4V
TO SDO
2
2
V
IL
IL
C
L
20pF
1
2
FOR VIO ≤ 3.0V, X = 90 AND Y = 10; FOR VIO > 3.0V, X = 70 AND Y = 30.
MINIMUM V AND MAXIMUM V USED. SEE DIGITAL INPUTS
500µA
I
OH
IH
IL
SPECIFICATIONS IN TABLE 2.
Figure 2. Load Circuit for Digital Interface Timing
Figure 3. Voltage Levels for Timing
Rev. B | Page 5 of 26
AD7981
Data Sheet
ABSOLUTE MAXIMUM RATINGS
Stresses at or above those listed under Absolute Maximum
Table 4.
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
Parameter
Rating
Analog Inputs
IN+, IN− to GND1
Supply Voltage
REF, VIO to GND
VDD to GND
−0.3 V to VREF + 0.3 V or 130 mA
−0.3 V to +6 V
−0.3 V to +3 V
VDD to VIO
+3 V to −6 V
Digital Inputs to GND
Digital Outputs to GND
Storage Temperature Range
Junction Temperature2
10-Lead MSOP
10-Lead FLATPACK
Thermal Impedance
10-Lead MSOP
θJA
−0.3 V to VIO + 0.3 V
−0.3 V to VIO + 0.3 V
−65°C to +150°C
ESD CAUTION
175.12°C
210.13°C
146.76°C/W
38.12°C/W
θJC
10-Lead FLATPACK
θJA
θJC
107.5°C/W
25.5°C/W
Lead Temperature Soldering
260°C reflow as per
JEDEC J-STD-020
ESD Ratings
Human Body Model
Machine Model
2 kV
200 V
Field Induced Charged Device 1.25 kV
Model
1 See the Analog Input section. A transient with a very short duration of 10 ms
applied on the analog inputs, IN+ and IN−, during latch-up testing shows
that these diodes can then handle a forward-biased current of 130 mA
maximum.
2 The maximum junction temperature consists of the maximum specified
ambient temperature plus self heating rise under normal operating
conditions.
Rev. B | Page 6 of 26
Data Sheet
AD7981
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
REF
VDD
IN+
1
2
3
4
5
10 VIO
REF
VDD
IN+
1
2
3
4
5
10 VIO
9
8
7
6
SDI
9
8
7
6
SDI
AD7981
AD7981
SCK
SDO
CNV
SCK
SDO
CNV
TOP VIEW
TOP VIEW
(Not to Scale)
(Not to Scale)
IN–
IN–
GND
GND
Figure 4. 10-Lead MSOP Pin Configuration
Figure 5. 10-Lead FLATPACK Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic Type1 Description
1
REF
AI
Reference Input Voltage. The REF range, VREF, is from 2.4 V to 5.1 V. VREF is referred to the GND pin.
Decouple REF with a 10 μF capacitor as close as possible to the pin.
2
3
VDD
IN+
P
AI
Power Supply.
Analog Input. This pin is referred to IN−. The voltage range, for example, the difference between IN+ and
IN−, is 0 V to VREF
.
4
5
6
IN−
GND
CNV
AI
P
DI
Analog Input Ground Sense. Connect this pin to the analog ground plane or to a remote sense ground.
Power Supply Ground.
Conversion Input. This input has multiple functions. On its leading edge, it initiates the conversions and
selects the interface mode of the device: chain or CS mode. In CS mode, it enables the SDO pin when low.
In chain mode, read the data when CNV is high.
7
8
9
SDO
SCK
SDI
DO
DI
DI
Serial Data Output. The conversion result is output on this pin. It is synchronized to SCK.
Serial Data Clock Input. When the device is selected, the conversion result is shifted out by this clock.
Serial Data Input. This input provides multiple features. It selects the interface mode of the ADC as follows:
Chain mode is selected if SDI is low during the CNV rising edge. In this mode, SDI is used as a data input
to daisy-chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on
SDI is output on SDO with a delay of 16 SCK cycles.
CS mode is selected if SDI is high during the CNV rising edge. In this mode, either SDI or CNV can enable
the serial output signals when low. If SDI or CNV is low when the conversion is complete, the busy
indicator feature is enabled.
10
VIO
P
Input/Output Interface Digital Power. VIO is nominally at the same supply as the host interface (1.8 V,
2.5 V, 3 V, or 5 V).
1AI is the analog input, P is the power, DI is the digital input, and DO is the digital output.
Rev. B | Page 7 of 26
AD7981
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
VDD = 2.5 V, VREF = 5.0 V, VIO = 3.3 V, TA = 25°C, unless otherwise noted.
1.0
1.25
1.00
0.75
0.50
0.25
0
25°C
175°C
–55°C
+25°C
+210°C
0.8
0.6
0.4
0.2
0
–0.2
–0.4
–0.6
–0.8
–1.0
–0.25
–0.50
–0.75
–1.00
–1.25
1
6901 13801 20701 27601 34501 41401 48301 55201 62101
CODE
1
6901 13801 20701 27601 34501 41401 48301 55201 62101
CODE
Figure 6. Integral Nonlinearity (INL) vs. Code and Temperature, VREF = 5.0 V,
MSOP
Figure 9. Integral Nonlinearity (INL) vs. Code and Temperature, VREF = 5.0 V,
FLATPACK
1.0
1.0
25°C
175°C
–55°C
+25°C
0.8
0.8
+210°C
0.6
0.4
0.6
0.4
0.2
0.2
0
0
–0.2
–0.4
–0.6
–0.8
–1.0
–0.2
–0.4
–0.6
–0.8
–1.0
1
6397 12793 19189 25585 31981 38377 44773 51169 57565 63961
CODE
1
7089 14177 21265 28353 35441 42529 49617 56705 63793
CODE
Figure 7. Integral Nonlinearity (INL) vs. Code and Temperature, VREF = 2.5 V,
MSOP
Figure 10. Integral Nonlinearity (INL) vs. Code and Temperature, VREF = 2.5 V,
FLATPACK
0.5
0.6
25°C
175°C
–55°C
+25°C
0.4
+210°C
0.4
0.2
0.3
0.2
0.1
0
0
–0.1
–0.2
–0.3
–0.4
–0.5
–0.2
–0.4
–0.6
1
6901 13801 20701 27601 34501 41401 48301 55201 62101
CODE
1
7285 14569 21853 29137 36421 43705 50989 58273
CODE
Figure 11. Differential Nonlinearity (DNL) vs. Code and Temperature,
REF = 5.0 V, FLATPACK
Figure 8. Differential Nonlinearity (DNL) vs. Code and Temperature,
REF = 5.0 V, MSOP
V
V
Rev. B | Page 8 of 26
Data Sheet
AD7981
0.5
0.6
0.4
0.4
0.3
0.2
0.2
0.1
0
0
–0.1
–0.2
–0.3
–0.2
–0.4
–0.6
–55°C
+25°C
+210°C
–0.4
25°C
175°C
–0.5
1
7285 14569 21853 29137 36421 43705 50989 58273
CODE
1
6557 13113 19669 26225 32781 39337 45893 52449 59005
CODE
Figure 15. Differential Nonlinearity (DNL) vs. Code and Temperature,
REF = 2.5 V, FLATPACK
Figure 12. Differential Nonlinearity (DNL) vs. Code and Temperature,
V
V
REF = 2.5 V, MSOP
95
94
93
92
91
90
89
88
87
86
85
70k
60k
50k
40k
30k
20k
10k
0
59691
59404
6295
5428
150
0
93
0
2
3
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
7FFF 8000 8001 8002 8003 8004 8005 8006 8007 8008
CODE IN HEX
INPUT LEVEL (dB OF FULL SCALE)
Figure 13. Histogram of a DC Input at the Code Transition, VREF = 5.0 V
Figure 16. SNR vs. Input Level
180k
60k
50k
40k
30k
20k
10k
0
168591
52212
160k
140k
120k
100k
80k
32417
31340
60k
52710
38751
40k
7225
6807
20k
539
502
1201
16
14
27
829 33
0
0
0
0
0
0
2
0
0
0
0
8003 8004 8005 8006 8007 8008 8009 800A 800B 800C 800D 800E 800F
7FFA 7FFB 7FFC 7FFD 7FFE 7FFF 8000 8001 8002 8003 8004 8005 8006
CODE IN HEX
CODE IN HEX
Figure 14. Histogram of a DC Input at the Code Center, VREF = 5.0 V
Figure 17. Histogram of a DC Input at the Code Center, VREF = 2.5 V
Rev. B | Page 9 of 26
AD7981
Data Sheet
0
0
–20
V
V
f
= 2.5V
= 3.3V
= 9972.3Hz
V
V
f
= 2.5V
= 3.3V
= 9972.3Hz
DD
DD
IO
–20
IO
IN
IN
f
= 588.51ksps
f
= 588.51ksps
SMPLE
SMPLE
–40
–40
SNR = 90.05dB
SINAD = 89.82dB
THD = –102.7dB
SNR = 85.22dB
SINAD = 85.19dB
THD = –107.6dB
–60
–60
–80
–80
–100
–120
–140
–160
–100
–120
–140
–160
–180
–180
0
50
100
150
200
250
300
0
50
100
150
200
250
300
FREQUENCY (kHz)
FREQUENCY (kHz)
Figure 18. 10 kHz FFT, VREF = 5.0 V
Figure 21. 10 kHz FFT, VREF = 2.5 V
100
16.00
15.75
15.50
15.25
15.00
14.75
14.50
14.25
14.00
13.75
13.50
13.25
13.00
12.75
12.50
12.25
12.00
11.75
11.50
11.25
11.00
100
98
96
94
92
90
88
86
84
82
80
16.0
–55°C
–55°C
+25°C
+210°C
+25°C
98
96
94
92
90
88
86
84
82
80
15.5
15.0
14.5
14.0
13.5
13.0
12.5
12.0
11.5
11.0
+175°C
ENOB
ENOB
SINAD
SINAD
2.00
2.50
3.00
3.50
V
4.00
(V)
4.50
5.00
5.50
2.0
2.5
3.0
3.5
V
4.0
(V)
4.5
5.0
5.5
REF
REF
Figure 19. SINAD and ENOB vs. Reference Voltage (VREF), MSOP
Figure 22. SINAD and ENOB vs. Reference Voltage (VREF), FLATPACK
–120
–118
–116
–114
–112
–110
–108
–106
–104
–102
–100
110
105
100
95
–120
–118
–116
–114
–112
–110
–108
–106
–104
–102
–100
–98
120
115
110
105
100
95
–55°C
+25°C
+175°C
–55°C
+25°C
+210°C
SFDR
SFDR
THD
THD
90
90
85
80
85
75
70
–96
80
5.5
2.0
2.5
3.0
3.5
4.0
(V)
4.5
5.0
2.00
2.50
3.00
3.50
V
4.00
(V)
4.50
5.00
5.50
V
REF
REF
Figure 20. THD and SFDR vs. Reference Voltage (VREF), MSOP
Figure 23. THD and SFDR vs. Reference Voltage (VREF), FLATPACK
Rev. B | Page 10 of 26
Data Sheet
AD7981
100
95
93
91
89
87
85
83
81
79
77
75
–55°C
+25°C
+210°C
–55°C
+25°C
+175°C
95
90
85
80
75
1k
10k
100k
1M
1
10
100
1000
INPUT FREQUENCY (kHz)
INPUT FREQUENCY (Hz)
Figure 24. SINAD vs. Input Frequency, MSOP
Figure 27. SINAD vs. Input Frequency, FLATPACK
92
91
90
89
88
87
86
85
84
100
98
96
94
92
90
88
86
84
82
80
V
V
= 5V
SNR AT V
SNR AT V
= 5V
= 2.5V
REF
REF
REF
REF
= 2.5V
–60 –40 –20
0
20 40 60 80 100 120 140 160 180 200 220
TEMPERATURE (°C)
–60 –40 –20
0
20 40 60 80 100 120 140 160 180 200
TEMPERATURE (°C)
Figure 28. SNR vs. Temperature, FLATPACK
Figure 25. SNR vs. Temperature, MSOP
–110
–105
–100
–95
–110
–105
–100
–95
–55°C
–55°C
+25°C
+175°C
+25°C
+210°C
–90
–90
–85
–85
–80
1k
1
10
100
1000
10k
100k
1M
INPUT FREQUENCY (kHz)
INPUT FREQUENCY (Hz)
Figure 29. THD vs. Input Frequency, FLATPACK
Figure 26. THD vs. Frequency, MSOP
Rev. B | Page 11 of 26
AD7981
Data Sheet
–100
–101
–102
–103
–104
–105
–106
–107
–108
–109
–110
–109
–108
–107
–106
–105
–104
–103
–102
–101
V
V
= 5V
REF
REF
= 2.5V
THD AT V
THD AT V
= 5V
= 2.5V
REF
REF
–60 –40 –20
0
20 40 60 80 100 120 140 160 180 200 220
TEMPERATURE (°C)
–
60
–10
40
90
140
190
TEMPERATURE (°C)
Figure 30. THD vs. Temperature, MSOP
Figure 33. THD vs. Temperature, FLATPACK
1.0
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
1.2
1.0
0.8
0.6
0.4
0.2
0
I
I
I
I
I
I
VDD
VIO
REF
VDD
VIO
REF
–55
–30
–5
20
45
70
95
120
145
170
–55
–40
0
25
85
125
175
210
TEMPERATURE (°C)
TEMPERATURE (°C)
Figure 31. Operating Current vs. Temperature, MSOP
Figure 34. Operating Current vs. Temperature, FLATPACK
1.0
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
200
180
160
140
120
100
80
I
I
VDD
VIO
REF
VDD
VIO
VDD
I
I
I
I
+ I
VIO
60
40
20
0
2.375
2.425
2.475
2.525
2.575
2.625
–60 –40 –20
0
20 40 60 80 100 120 140 160 180 200 220
TEMPERATURE (°C)
VDD (V)
Figure 32. Operating Current vs. Supply Voltage (VDD)
Figure 35. Typical Power-Down Current vs. Temperature
Rev. B | Page 12 of 26
Data Sheet
AD7981
TERMINOLOGY
Integral Nonlinearity (INL)
Effective Resolution
INL refers to the deviation of each individual code from a line
drawn from negative full scale through positive full scale. The
point used as negative full scale occurs ½ LSB before the first
code transition. Positive full scale is defined as a level 1½ LSB
beyond the last code transition. The deviation is measured from
the middle of each code to the true straight line (see Figure 37).
Effective resolution is calculated as follows and is expressed in
bits:
Effective Resolution = log2(2N/RMS Input Noise)
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first five harmonic
components to the rms value of a full-scale input signal and is
expressed in dB.
Differential Nonlinearity (DNL)
In an ideal ADC, code transitions are 1 LSB apart. DNL is the
maximum deviation from this ideal value. It is often specified in
terms of resolution for which no missing codes are guaranteed.
Dynamic Range
Dynamic range is the ratio of the rms value of the full scale to
the total rms noise measured with the inputs shorted together. It
is measured with a signal at −60 dBFS to include all noise sources
and DNL artifacts. The value for dynamic range is expressed in dB.
Zero Error
The first transition occurs at a level ½ LSB above analog ground
(38.1 µV for the 0 V to 5 V range). The offset error is the
deviation of the actual transition from that point.
Signal-to-Noise Ratio (SNR)
SNR is the ratio of the rms value of the actual input signal to the
rms sum of all other spectral components below the Nyquist
frequency, excluding harmonics and dc. The value for SNR is
expressed in dB.
Gain Error
The last transition (from 111 … 10 to 111 … 11) occurs for an
analog voltage 1½ LSB below the nominal full scale (4.999886 V
for the 0 V to 5 V range). The gain error is the deviation of the
actual level of the last transition from the ideal level after the
offset is adjusted out.
Signal-to-Noise-and-Distortion (SINAD) Ratio
SINAD is the ratio of the rms value of the actual input signal to
the rms sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc. The value for
SINAD is expressed in dB.
Spurious-Free Dynamic Range (SFDR)
SFDR is the difference, in decibels (dB), between the rms
amplitude of the input signal and the peak spurious signal.
Aperture Delay
Effective Number of Bits (ENOB)
Aperture delay is the measure of the acquisition performance. It
is the time between the rising edge of the CNV input and when
the input signal is held for a conversion.
ENOB is a measurement of the resolution with a sine wave
input. It is related to SINAD by the following formula and is
expressed in bits:
Transient Response
ENOB = (SINADdB − 1.76)/6.02
Transient response is the time required for the ADC to
accurately acquire its input after a full-scale step function is
applied.
Noise Free Code Resolution
Noise free code resolution is the number of bits beyond which it
is impossible to distinctly resolve individual codes. It is
calculated as follows and is expressed in bits:
Noise Free Code Resolution = log2(2N/Peak-to-Peak Noise)
Rev. B | Page 13 of 26
AD7981
Data Sheet
THEORY OF OPERATION
IN+
SWITCHES CONTROL
MSB
LSB
SW+
32,768C 16,384C
4C
4C
2C
2C
C
C
C
C
BUSY
REF
CONTROL
COMP
LOGIC
GND
OUTPUT CODE
32,768C 16,384C
MSB
LSB
SW–
CNV
IN–
Figure 36. ADC Simplified Schematic
During the acquisition phase, terminals of the array tied to the
input of the comparator are connected to GND via the SW+
and SW− switches. All independent switches are connected to
the analog inputs. Therefore, the capacitor arrays are used as
sampling capacitors and acquire the analog signal on the IN+
and IN− inputs. When the acquisition phase is complete and
the CNV input goes high, a conversion phase is initiated. When
the conversion phase begins, SW+ and SW− are opened first. The
two capacitor arrays are then disconnected from the inputs and
connected to the GND input. Therefore, the differential voltage
between the inputs, IN+ and IN−, captured at the end of the
acquisition phase, is applied to the comparator inputs, causing
the comparator to become unbalanced. By switching each
element of the capacitor array between GND and REF, the
comparator input varies by binary weighted voltage steps
(VREF/2, VREF/4 … VREF/65,536). The control logic toggles these
switches, starting with the MSB, to bring the comparator back
into a balanced condition. After the completion of this process,
the device returns to the acquisition phase, and the control logic
generates the ADC output code and a busy signal indicator.
CIRCUIT INFORMATION
The AD7981 is a fast, low power, single-supply, precise 16-bit
ADC that uses a successive approximation architecture.
The AD7981 is capable of converting 600,000 samples per
second (600 kSPS) and powers down between conversions.
When operating at 10 kSPS, for example, it consumes 75 μW
typically, ideal for battery-powered applications.
The AD7981 provides the user with on-chip track-and-hold
and does not exhibit any pipeline delay or latency, making it
ideal for multiple multiplexed channel applications.
The AD7981 can be interfaced to any 1.8 V to 5 V digital logic
family. It is housed in a 10-lead MSOP and 10-lead FLATPACK.
These packages, which combine space savings and allow flexible
configurations, are designed for robustness at extreme tempera-
tures.
CONVERTER OPERATION
The AD7981 is a successive approximation ADC based on
a charge redistribution digital-to-analog converter (DAC).
Figure 36 shows the simplified schematic of the ADC. The
capacitive DAC consists of two identical arrays of 16 binary
weighted capacitors, which are connected to the two comparator
inputs.
Because the AD7981 has an on-board conversion clock, the
serial clock, SCK, is not required for the conversion process.
Rev. B | Page 14 of 26
Data Sheet
AD7981
Transfer Functions
Table 6. Output Codes and Ideal Input Voltages
Analog Input
The ideal transfer characteristic for the AD7981 is shown in
Figure 37 and Table 6.
Description
FSR – 1 LSB
Midscale + 1 LSB
Midscale
Midscale – 1 LSB
–FSR + 1 LSB
–FSR
VREF = 5 V
4.999924 V
2.500076 V
2.5 V
2.499924 V
76.3 μV
Digital Output Code
0xFFFF1
0x8001
0x8000
0x7FFF
0x0001
0x00002
111 ... 111
111 ... 110
111 ... 101
0 V
1 This is also the code for an overranged analog input (VIN+ − VIN− above VREF − VGND).
2 This is also the code for an underranged analog input (VIN+ − VIN− below VGND).
TYPICAL CONNECTION DIAGRAM
000 ... 010
000 ... 001
000 ... 000
Figure 38 shows an example of the recommended connection
diagram for the AD7981 when multiple supplies are available.
–FSR –FSR + 1LSB
–FSR + 0.5LSB
+FSR – 1 LSB
+FSR – 1.5 LSB
ANALOG INPUT
Figure 37. ADC Ideal Transfer Function
V+
1
V+
REF
2
REFERENCE
BUFFER
10µF
100nF
100nF
2.5V
V–
100nF
V+
V–
1.8V TO 5V
100nF
49.9Ω
0V TO V
DRIVER
AMPLIFIER
REF
VDD
VIO
REF
SDI
SCK
SDO
CNV
3
IN+
IN–
2.7nF
5
3- OR 4-WIRE INTERFACE
AD7981
4
GND
1
SEE THE VOLTAGE REFERENCE INPUT SECTION FOR REFERENCE SELECTION.
2
3
4
5
C
IS USUALLY A 10µF CERAMIC CAPACITOR (X5R).
REF
SEE THE DRIVER AMPLIFIER CHOICE SECTION.
OPTIONAL FILTER. SEE THE ANALOG INPUT SECTION.
SEE THE DIGITAL INTERFACE SECTION FOR THE MOST CONVENIENT INTERFACE MODE.
Figure 38. Typical Application Diagram with Multiple Supplies
Rev. B | Page 15 of 26
AD7981
Data Sheet
ANALOG INPUT
DRIVER AMPLIFIER CHOICE
Figure 39 shows an equivalent circuit of the input structure of
the AD7981.
Although the AD7981 is easy to drive, the driver amplifier must
meet the following requirements:
The two diodes, D1 and D2, provide ESD protection for the analog
inputs, IN+ and IN−. Ensure that the analog input signal never
exceeds the supply rails by more than 0.3 V, because this causes
these diodes to become forward-biased and to start conducting
current. A transient with a very short duration of 10 ms applied
on the analog inputs, IN+ and IN−, during latch-up testing
shows that these diodes can then handle a forward-biased
current of 130 mA maximum. For instance, these conditions
may eventually occur when the supplies of the input buffer (U1)
are different from VDD. In such a case (for example, an input
buffer with a short circuit), use the current limitation to protect
the device.
•
Keep the noise generated by the driver amplifier as low as
possible to preserve the SNR and transition noise perfor-
mance of the AD7981. The noise coming from the driver is
filtered by the one-pole, low-pass filter of the AD7981 analog
input circuit made by RIN and CIN, or by the external filter, if
one is used. Because the typical noise of the AD7981 is
47.3 µV rms, the SNR degradation due to the amplifier is
47.3
SNRLOSS = 20 log
π
47.32 + f−3dB (NeN )2
2
REF
where:
f
–3dB is the input bandwidth in MHz of the AD7981
D1
C
IN
R
IN
(10 MHz) or the cutoff frequency of the input filter, if
one is used.
IN+
OR IN–
C
D2
PIN
N is the noise gain of the amplifier (for example, 1 in buffer
configuration).
GND
eN is the equivalent input noise voltage of the op amp,
Figure 39. Equivalent Analog Input Circuit
in nV/√Hz.
The analog input structure allows the sampling of the true
differential signal between IN+ and IN−. By using these
differential inputs, signals common to both inputs are rejected.
•
•
For ac applications, the driver must have THD
performance commensurate with the AD7981.
For multichannel multiplexed applications, the driver
amplifier and the AD7981 analog input circuit must settle
for a full-scale step onto the capacitor array at a 16-bit level
(0.0015%, 15 ppm). In an amplifier data sheet, settling
times at 0.1% to 0.01% are more commonly specified, and
may differ significantly from the settling time at a 16-bit
level and, therefore, must be verified prior to driver
selection.
During the acquisition phase, model the impedance of the
analog inputs (IN+ and IN−) as a parallel combination of the
capacitor, CPIN, and the network formed by the series connection of
RIN and CIN. CPIN is primarily the pin capacitance. RIN is typically
400 Ω and is a lumped component composed of some serial
resistors and the on resistance of the switches. CIN is typically
30 pF and is mainly the ADC sampling capacitor. During the
conversion phase, where the switches are opened, the input
impedance is limited to CPIN. RIN and CIN combine to make a one-
pole, low-pass filter that reduces undesirable aliasing effects and
limits the noise.
The AD8634 is a rail-to-rail output, precision, low power, high
temperature qualified, dual amplifier recommended for driving
the input of the AD7981.
When the source impedance of the driving circuit is low, drive
the AD7981 directly. Large source impedances significantly
affect the ac performance, especially THD. The dc performances
are less sensitive to the input impedance. The maximum source
impedance depends on the amount of THD that can be tolerated.
The THD degrades as a function of the source impedance and
the maximum input frequency.
Rev. B | Page 16 of 26
Data Sheet
AD7981
1
VOLTAGE REFERENCE INPUT
VDD = 2.5V
= 5V
V
REF
The AD7981 voltage reference input, REF, has a dynamic input
impedance and must therefore be driven by a low impedance
source with efficient decoupling between the REF and GND
pins, as explained in the Printed Circuit Board (PCB) Layout
section.
VIO = 3V
I
VDD
0.1
I
REF
I
VIO
When REF is driven by a very low impedance source, a ceramic
chip capacitor is appropriate for optimum performance. The
high temperature qualified low temperature drift ADR225 2.5 V
reference and the low power AD8634 reference buffer are
recommended for the AD7981.
0.01
0.001
10000
The REF pin must be decoupled with a ceramic chip capacitor of
at least 10 μF (X5R, 1206 size) for optimum performance.
100000
600000
THROUGHPUT RATE (SPS)
Figure 41. Operating Currents vs. Throughput Rate
There is no need for an additional lower value ceramic decoupling
capacitor (for example, 100 nF) between the REF and GND pins.
DIGITAL INTERFACE
Although the AD7981 has a reduced number of pins, it offers
flexibility in its serial interface modes.
POWER SUPPLY
The AD7981 uses two power supply pins: a core supply, VDD, and
a digital input/output interface supply, VIO. VIO allows direct
interfacing with any logic between 1.8 V and 5 V. To reduce the
number of supplies needed, tie VIO and VDD together. The
AD7981 is independent of power supply sequencing between
VIO and VDD. Additionally, it is insensitive to power supply
variations over a wide frequency range, as shown in Figure 40.
80
CS
The AD7981, when in
mode, is compatible with SPI, QSPI™,
MICROWIRE™, and digital hosts. The AD7981 interface can
use either a 3-wire or 4-wire interface. A 3-wire interface using
the CNV, SCK, and SDO signals minimizes wiring connections
and is useful, for instance, in isolated applications. A 4-wire
interface using the SDI, CNV, SCK, and SDO signals allows
CNV, which initiates the conversions, to be independent of the
readback timing (SDI). The 4-wire interface is useful in low jitter
sampling or simultaneous sampling applications.
75
70
65
60
55
The AD7981, when in chain mode, provides a daisy-chain feature
using the SDI input for cascading multiple ADCs on a single
data line, similar to a shift register.
The mode in which the device operates depends on the SDI
CS
level when the CNV rising edge occurs.
mode is selected if
SDI is high, and chain mode is selected if SDI is low. The SDI
hold time is such that, when SDI and CNV are connected
together, chain mode is selected.
In either mode, the AD7981 offers the flexibility to optionally
force a start bit in front of the data bits. This start bit can be used as
a busy signal indicator to interrupt the digital host and to trigger
the data reading. Otherwise, without a busy indicator, the user
must time out the maximum conversion time prior to readback.
1
10
100
1000
FREQUENCY (kHz)
Figure 40. PSRR vs. Frequency
The AD7981 powers down automatically at the end of each
conversion phase and, therefore, the power scales linearly with
the sampling rate, which makes the device ideal for low sampling
rate (even of a few Hz) and low battery-powered applications.
The busy indicator feature is enabled in the following modes:
CS
In mode if CNV or SDI is low when the ADC conversion
ends (see Figure 45 and Figure 49, respectively).
In chain mode if SCK is high during the CNV rising edge
(see Figure 53).
Rev. B | Page 17 of 26
AD7981
Data Sheet
time elapses and then held high for the maximum conversion
time to avoid the generation of the busy signal indicator. When
the conversion is complete, the AD7981 enters the acquisition
phase and powers down.
CS MODE, 3-WIRE WITHOUT A BUSY INDICATOR
CS
The 3-wire
mode without a busy indicator is typically used
when a single AD7981 is connected to an SPI-compatible digital
host. The connection diagram is shown in Figure 42, and the
corresponding timing is given in Figure 43.
When CNV goes low, the MSB is output onto SDO. The remaining
data bits are then clocked by subsequent SCK falling edges. The
data is valid on both SCK edges. Although the rising edge can
be used to capture the data, a digital host using the SCK falling
edge allows a faster reading rate, provided that it has an acceptable
hold time. After the 16th SCK falling edge or when CNV goes
high, whichever is earlier, SDO returns to high impedance.
With SDI tied to VIO, a rising edge on CNV initiates a conversion,
CS
selects the
mode, and forces SDO to high impedance. When
a conversion is initiated, it continues until completion, irrespective
of the state of CNV, which can be useful, for instance, for bringing
CNV low to select other SPI devices, such as analog multiplexers.
However, CNV must return high before the minimum conversion
CONVERT
DIGITAL HOST
DATA INPUT
CNV
VIO
SDI
SDO
AD7981
SCK
CLK
CS
Figure 42. 3-Wire Mode Without Busy Indicator Connection Diagram (SDI High)
SDI = 1
t
CYC
t
CNVH
CNV
t
t
CONV
ACQ
ACQUISITION
CONVERSION
ACQUISITION
t
SCK
t
SCKL
1
2
3
14
15
16
SCK
SDO
t
t
HSDO
SCKH
t
t
t
DIS
EN
DSDO
D15
D14
D13
D1
D0
CS
Figure 43. 3-Wire Mode Without Busy Indicator Serial Interface Timing (SDI High)
Rev. B | Page 18 of 26
Data Sheet
AD7981
When the conversion is complete, SDO goes from high impedance
to low. With a pull-up resistor on the SDO line, use this transition
as an interrupt signal to initiate the data reading controlled by
the digital host. The AD7981 then enters the acquisition phase
and powers down. The data bits are clocked out, MSB first, by
subsequent SCK falling edges. The data is valid on both SCK edges.
Although the rising edge captures the data, a digital host using the
SCK falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the optional 17th SCK falling edge
or when CNV goes high, whichever is earlier, SDO returns to
high impedance.
CS MODE, 3-WIRE WITH A BUSY INDICATOR
CS
The 3-wire
mode with a busy indicator is typically used
when a single AD7981 is connected to an SPI-compatible digital
host having an interrupt input. The connection diagram is
shown in Figure 44, and the corresponding timing is given in
Figure 45.
With SDI tied to VIO, a rising edge on CNV initiates a conversion,
CS
selects
mode, and forces SDO to high impedance. SDO is
maintained in high impedance until the completion of the
conversion, irrespective of the state of CNV. Prior to the minimum
conversion time, CNV can be used to select other SPI devices,
such as analog multiplexers, but CNV must be returned low
before the minimum conversion time elapses and then held low
for the maximum conversion time to guarantee the generation
of the busy signal indicator.
If multiple AD7981 devices are selected at the same time, the
SDO output pin handles this contention without damage or
induced latch-up. Keep this contention as short as possible to
limit extra power dissipation.
CONVERT
VIO
47kΩ
CNV
DIGITAL HOST
VIO
SDI
SDO
AD7981
DATA INPUT
SCK
IRQ
CLK
CS
Figure 44. 3-Wire Mode with Busy Indicator Connection Diagram (SDI High)
SDI = 1
CNV
t
CYC
t
CNVH
t
t
ACQ
CONV
ACQUISITION
CONVERSION
ACQUISITION
t
SCK
t
SCKL
1
2
3
15
16
17
SCK
t
t
HSDO
SCKH
t
t
DIS
DSDO
SDO
D15
D14
D1
D0
CS
Figure 45. 3-Wire Mode with Busy Indicator Serial Interface Timing (SDI High)
Rev. B | Page 19 of 26
AD7981
Data Sheet
time elapses and then held high for the maximum conversion
time to avoid the generation of the busy signal indicator.
CS MODE, 4-WIRE WITHOUT A BUSY INDICATOR
CS
The 4-wire
mode without a busy indicator is typically used
When the conversion is complete, the AD7981 enters the
acquisition phase and powers down. Each ADC result can be
read by bringing its SDI input low, which consequently outputs
the MSB onto SDO. The remaining data bits are then clocked by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge captures the data, a digital host
using the SCK falling edge allows a faster reading rate, provided
it has an acceptable hold time. After the 16th SCK falling edge or
when SDI goes high, whichever is earlier, SDO returns to high
impedance, and another AD7981 can be read.
when multiple AD7981 devices are connected to an SPI-compatible
digital host. A connection diagram example using two AD7981
devices is shown in Figure 46, and the corresponding timing is
given in Figure 47.
With SDI high, a rising edge on CNV initiates a conversion,
CS
selects
mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers,
but SDI must be returned high before the minimum conversion
CS2
CS1
CONVERT
CNV
CNV
DIGITAL HOST
SDI
SDO
SDI
SDO
AD7981
AD7981
SCK
SCK
DATA INPUT
CLK
CS
Figure 46. 4-Wire Mode Without Busy Indicator Connection Diagram
t
CYC
CNV
t
t
CONV
ACQ
ACQUISITION
CONVERSION
ACQUISITION
t
SSDICNV
SDI(CS1)
t
HSDICNV
SDI(CS2)
t
SCK
t
SCKL
SCK
SDO
1
2
3
14
15
16
17
18
30
31
32
t
t
HSDO
SCKH
t
t
t
EN
DIS
DSDO
D15
D14
D13
D1
D0
D15
D14
D1
D0
CS
Figure 47. 4-Wire Mode Without Busy Indicator Serial Interface Timing
Rev. B | Page 20 of 26
Data Sheet
AD7981
select other SPI devices, such as analog multiplexers, but SDI
CS MODE, 4-WIRE WITH A BUSY INDICATOR
must be returned low before the minimum conversion time
elapses and then held low for the maximum conversion time to
guarantee the generation of the busy signal indicator. When the
conversion is complete, SDO goes from high impedance to low.
CS
The 4-wire
mode with a busy indicator is typically used
when a single AD7981 is connected to an SPI-compatible digital
host that has an interrupt input, and it is desired to keep CNV,
which is used to sample the analog input, independent of the
signal used to select the data reading. This requirement is
particularly important in applications where low jitter on CNV
is desired.
With a pull-up resistor on the SDO line, use this transition as an
interrupt signal to initiate the data readback controlled by the
digital host. The AD7981 then enters the acquisition phase and
powers down. The data bits are clocked out, MSB first, by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge captures the data, a digital host
using the SCK falling edge allows a faster reading rate provided
it has an acceptable hold time. After the optional 17th SCK
falling edge or SDI going high, whichever is earlier, the SDO
returns to high impedance.
The connection diagram is shown in Figure 48, and the
corresponding timing is given in Figure 49.
With SDI high, a rising edge on CNV initiates a conversion, selects
CS
mode, and forces SDO to high impedance. In this mode, CNV
must be held high during the conversion phase and the subsequent
data readback (if SDI and CNV are low, SDO is driven low).
Prior to the minimum conversion time, SDI can be used to
CS1
CONVERT
VIO
47kΩ
CNV
DIGITAL HOST
SDI
SDO
AD7981
DATA INPUT
IRQ
SCK
CLK
CS
Figure 48. 4-Wire Mode with Busy Indicator Connection Diagram
t
CYC
CNV
t
t
ACQ
CONV
ACQUISITION
CONVERSION
ACQUISITION
t
SSDICNV
SDI
t
SCK
t
HSDICNV
t
SCKL
1
2
3
15
16
17
SCK
SDO
t
t
HSDO
SCKH
t
t
DIS
DSDO
t
EN
D15
D14
D1
D0
CS
Figure 49. 4-Wire Mode with Busy Indicator Serial Interface Timing
Rev. B | Page 21 of 26
AD7981
Data Sheet
during the conversion phase and the subsequent data readback.
When the conversion is complete, the MSB is output onto SDO,
and the AD7981 enters the acquisition phase and powers down.
The remaining data bits stored in the internal shift register are
clocked by subsequent SCK falling edges. For each ADC, SDI
feeds the input of the internal shift register and is clocked by the
SCK falling edge. Each ADC in the chain outputs its data MSB
first, and 16 × N clocks are required to read back the N ADCs.
The data is valid on both SCK edges. Although the rising edge
captures the data, a digital host using the SCK falling edge
allows a faster reading rate and, consequently, more AD7981
devices in the chain, provided the digital host has an acceptable
hold time. The total readback time allows a reduction in the
maximum conversation rate.
CHAIN MODE WITHOUT A BUSY INDICATOR
Use chain mode without a busy indicator to daisy-chain multiple
AD7981 devices on a 3-wire serial interface. This feature is useful
for reducing component count and wiring connections, for
example, in isolated multiconverter applications or for systems
with a limited interfacing capacity. Data readback is analogous
to clocking a shift register.
A connection diagram example using two AD7981 devices is
shown in Figure 50, and the corresponding timing is given in
Figure 51.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion, selects chain mode,
and disables the busy indicator. In this mode, CNV is held high
CONVERT
CNV
CNV
DIGITAL HOST
DATA INPUT
SDI
SDO
SDI
SDO
AD7981
AD7981
A
SCK
B
SCK
CLK
Figure 50. Chain Mode Without Busy Indicator Connection Diagram
SDI = 0
A
t
CYC
CNV
t
t
CONV
ACQ
ACQUISITION
CONVERSION
tSSCKCNV
ACQUISITION
t
SCK
t
SCKL
SCK
1
2
3
A
B
14
15
16
17
18
30
31
32
t
t
SCKH
tHSCKCNV
SSDISCK
t
t
HSDISCK
EN
SDO = SDI
A
D
15
D
14
D
13
13
D
A
1
D
A
0
B
A
A
t
HSDO
t
DSDO
D
B
15
D
14
D
D
1
D
0
D
15
D
14
D 1
A
D 0
A
SDO
B
B
B
A
A
B
Figure 51. Chain Mode Without Busy Indicator Serial Interface Timing
Rev. B | Page 22 of 26
Data Sheet
AD7981
data readback. When all ADCs in the chain have completed
CHAIN MODE WITH A BUSY INDICATOR
their conversions, the SDO pin of the ADC closest to the digital
host (see the AD7981 ADC labeled C in Figure 52) is driven
high. This transition on SDO can be used as a busy indicator to
trigger the data readback controlled by the digital host. The
AD7981 then enters the acquisition phase and powers down.
The data bits stored in the internal shift register are clocked out,
MSB first, by subsequent SCK falling edges. For each ADC, SDI
feeds the input of the internal shift register and is clocked by the
SCK falling edge. Each ADC in the chain outputs its data MSB
first, and 16 × N + 1 clocks are required to read back the N ADCs.
Although the rising edge captures the data, a digital host using
the SCK falling edge allows a faster reading rate and, consequently,
more AD7981 devices in the chain, provided the digital host has
an acceptable hold time.
Chain mode with a busy indicator can also be used to daisy-chain
multiple AD7981 devices on a 3-wire serial interface while
providing a busy indicator. This feature is useful for reducing
component count and wiring connections, for example, in
isolated multiconverter applications or for systems with a
limited interfacing capacity. Data readback is analogous to
clocking a shift register.
A connection diagram example using three AD7981 devices is
shown in Figure 52, and the corresponding timing is given in
Figure 53.
When SDI and CNV are low, SDO is driven low. With SCK
high, a rising edge on CNV initiates a conversion, selects chain
mode, and enables the busy indicator feature. In this mode,
CNV is held high during the conversion phase and the subsequent
CONVERT
CNV
CNV
CNV
DIGITAL HOST
DATA INPUT
IRQ
SDI
SDO
SDI
SDO
SDI
SDO
AD7981
AD7981
AD7981
A
B
C
SCK
SCK
SCK
CLK
Figure 52. Chain Mode with Busy Indicator Connection Diagram
t
CYC
CNV = SDI
A
t
CONV
t
ACQ
ACQUISITION
CONVERSION
tSSCKCNV
ACQUISITION
t
SCK
t
SCKH
SCK
1
2
A
3
4
15
16
17
18
19
31
32
33
34
35
47
48
49
tHSCKCNV
t
SSDISCK
t
t
SCKL
DSDOSDI
t
t
HSDISCK
EN
D
15
D
14
D
13
A
D
1
D
0
0
SDO = SDI
A
A
A
A
B
t
HSDO
t
DSDOSDI
t
DSDO
tDSDOSDI
SDO = SDI
B
C
D
15
D
14
D
13
D
1
D
D
15
D
14
D
1
D
D
0
A
B
B
B
B
B
A
A
A
tDSDOSDI
t
DSDOSDI
SDO
C
D
15
D
14
D
13
D
1
D
0
D
15
D
14
D
1
0
D
15
D
14
D
1
D 0
A
C
C
C
C
C
B
B
B
B
A
A
A
Figure 53. Chain Mode with Busy Indicator Serial Interface Timing
Rev. B | Page 23 of 26
AD7981
Data Sheet
APPLICATIONS INFORMATION
A growing number of industries demand low power electronics
that can operate reliably at temperatures of 175°C and higher.
The AD7981 enables precision analog signal processing from
the sensor to the processor at high temperatures for these types
of applications.
Some of these sensors are very low bandwidth, whereas others have
information in the audio frequency range and higher. The
AD7981 is ideal for sampling data from sensors with varying
bandwidth requirements while maintaining power efficiency
and accuracy. The small footprint of the AD7981 makes it easy
to include multiple channels even in space constrained layouts,
such as the very narrow board widths prevalent in downhole
tools. In addition, the flexible digital interface allows simultaneous
sampling in more demanding applications, while also allowing
simple daisy-chained readback for low pin count systems.
Figure 54 shows the simplified signal chain of the data acquisition
instrument.
In downhole drilling, avionics, and other extreme temperature
environment applications, signals from various sensors are sampled
to collect information about the surrounding geologic formations.
These sensors take the form of electrodes, coils, piezoelectric, or
other transducers. Accelerometers and gyroscopes provide
information about the inclination, vibration, and rotation rate.
For a complete selection of available high temperature products,
see the high temperature product list and qualification data
available at www.analog.com/hightemp.
ADR225
POWER
MANAGEMENT
REFERENCE
COMMUNICATION
TO SURFACE
SENSOR SIGNALS
ACOUSTIC, TEMPERATURE,
RESISTIVITY, PRESSURE
AD8634
COMMUNICATIONS
INTERFACE
AD7981
ADC
AMP
SENSORS
AD8229
AD8634
INST
AMP
AD7981
ADC
AMP
PROCESSOR
INERTIAL SENSORS
INCLINATION, VIBRATION,
ROTATION RATE
AD8634
ADXL206
AD7981
ADC
AMP
ACCELEROMETER
AD8634
ADXRS645
GYROSCOPE
AD7981
ADC
MEMORY
AMP
Figure 54. Simplified Data Acquisition System Signal Chain
Rev. B | Page 24 of 26
Data Sheet
AD7981
PRINTED CIRCUIT BOARD (PCB) LAYOUT
AD7981
Design the PCB that houses the AD7981 so that the analog and
digital sections are separated and confined to certain areas of
the board. The pinout of the AD7981, with all of its analog
signals on the left side and all of its digital signals on the right
side, eases this task.
Avoid running digital lines under the device because these couple
noise onto the die, unless a ground plane under the AD7981 is
used as a shield. Fast switching signals, such as CNV or clocks,
must never run near analog signal paths. Avoid crossover of
digital and analog signals.
Use at least one ground plane. It can be common or split between
the digital and analog section. If the ground plane is split, join
the planes underneath the AD7981.
Figure 55. Example PCB Layout of the AD7981 (Top Layer)
The AD7981 voltage reference input, REF, has a dynamic input
impedance and must be decoupled with minimal parasitic
inductances. The reference decoupling ceramic capacitor must
be placed close to, ideally right up against, the REF and GND
pins and connecting them with wide, low impedance traces.
Decouple the AD7981 power supplies, VDD and VIO, with
ceramic capacitors, typically 100 nF, placed close to the AD7981
and connected using short and wide traces to provide low
impedance paths and to reduce the effect of glitches on the
power supply lines.
An example of a layout following these rules is shown in
Figure 55 and Figure 56.
Figure 56. Example PCB Layout of the AD7981 (Bottom Layer)
Rev. B | Page 25 of 26
AD7981
Data Sheet
OUTLINE DIMENSIONS
3.10
3.00
2.90
10
1
6
5
5.15
4.90
4.65
3.10
3.00
2.90
PIN 1
IDENTIFIER
0.50 BSC
0.95
0.85
0.75
15° MAX
1.10 MAX
0.70
0.55
0.40
0.15
0.05
0.23
0.13
6°
0°
0.30
0.15
COPLANARITY
0.10
COMPLIANT TO JEDEC STANDARDS MO-187-BA
Figure 57. 10-Lead Mini Small Outline Package [MSOP]
(RM-10)
Dimensions shown in millimeters
1.00
0.260
0.255 SQ
0.250
0.191
0.185 SQ
0.179
0.055
0.050
0.045
0.185 SQ
1
5
10
0.019
0.017
0.015
0.205
0.200
0.195
6
0.035
BSC
TOP VIEW
END VIEW
BOTTOM VIEW
R 0.012
BSC
INDEX
MARK
0.0946
0.0860
0.0774
0.007
0.005
0.004
SIDE VIEW
0.026 MIN
0.039
0.035
0.031
Figure 58. 10-Lead Ceramic Flat Package [FLATPACK]
(F-10-2)
Dimensions shown in inches
ORDERING GUIDE
Integral
Nonlinearity (INL) Range
Temperature
Package
Option
Ordering
Branding Quantity
Model1
Package Description
AD7981HRMZ
AD7981HFZ
2.0 LSB
2.5 LSB
−55°C to +175°C 10-Lead Mini Small Outline Package [MSOP]
−55°C to +210°C 10-Lead Ceramic Flat Package [FLATPACK] F-10-2
RM-10
C7C
50
1 Z = RoHS Compliant Part.
©2014–2017 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D12479-0-7/17(B)
Rev. B | Page 26 of 26
相关型号：
©2020 ICPDF网 联系我们和版权申明