ADL5506-EVALZ [ADI]

30 MHz to 4.5 GHz, 45 dB RF Detector;
ADL5506-EVALZ
型号: ADL5506-EVALZ
厂家: ADI    ADI
描述:

30 MHz to 4.5 GHz, 45 dB RF Detector

文件: 总24页 (文件大小:1134K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
30 MHz to 4.5 GHz, 45 dB  
RF Detector  
Data Sheet  
ADL5506  
FEATURES  
GENERAL DESCRIPTION  
Complete RF detector function  
Typical dynamic range: 45 dB  
The ADL5506 is a complete, low cost subsystem for the  
measurement of RF signals in the 30 MHz to 4.5 GHz frequency  
range, with a typical dynamic range of 45 dB, intended for use  
in a wide variety of wireless terminal devices. It provides a wider  
dynamic range and better accuracy than is possible using  
discrete diode detectors. In particular, its temperature stability  
is excellent over −40°C to +85°C.  
Frequency range from 30 MHz to 4.5 GHz  
Excellent temperature stability  
Stable linear in decibel response  
Power on/off response time: 65 ns/145 ns (rise/fall)  
−5 dBm input power applied  
Operates from −40°C to +85°C  
Low power: 3.8 mA at 3.0 V  
Power supply voltage range from 2.5 V to 5.5 V  
Disable current <1 μA  
Its high sensitivity allows measurement of low power levels, thus  
reducing the amount of power that needs to be coupled to the  
detector. It is essentially a voltage responding device, with a  
typical dynamic range of 45 dB.  
APPLICATIONS  
For convenience, the signal is internally ac-coupled, using a  
5 pF capacitor and a broadband 50 Ω match, with an external  
shunt resistor of 52 Ω. This high-pass coupling, with a corner at  
approximately 19 MHz, determines the lowest operating frequency.  
Therefore, the source can be dc grounded.  
RSSI and TSSI for wireless terminal devices  
RF transmitter or receiver power measurement  
The ADL5506 output increases from approximately 0.14 V to a  
little over 1 V as the input signal level increases from 1.25 mV rms  
(−45 dBm) to 224 mV rms (0 dBm). The output is proportional  
to the logarithm of the input power level; that is, the reading is  
presented directly in decibels and is scaled about 18 mV/dB at  
900 MHz. A capacitor can be connected between the VLOG pin  
and the CFLT pin when it is desirable to increase the time  
interval over which averaging of the input waveform occurs.  
The ADL5506 is available in a 6-ball WLCSP and consumes  
3.8 mA from a 3.0 V supply. When powered down, the typical  
disable supply current is <1 μA.  
FUNCTIONAL BLOCK DIAGRAM  
CFLT  
V-I  
I-V  
+
VLOG  
DET  
DET  
DET  
DET  
DET  
RFIN  
VPOS  
ENBL  
BAND-GAP  
REFERENCE  
10dB  
10dB  
10dB  
10dB  
OFFSET  
COMPENSATION  
ADL5506  
COMM  
Figure 1.  
Rev. A  
Document Feedback  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2013–2017 Analog Devices, Inc. All rights reserved.  
Technical Support  
www.analog.com  
 
 
 
 
ADL5506* PRODUCT PAGE QUICK LINKS  
Last Content Update: 03/30/2017  
COMPARABLE PARTS  
View a parametric search of comparable parts.  
DESIGN RESOURCES  
ADL5506 Material Declaration  
PCN-PDN Information  
EVALUATION KITS  
ADL5506 Evaluation Board  
Quality And Reliability  
Symbols and Footprints  
DOCUMENTATION  
Data Sheet  
DISCUSSIONS  
View all ADL5506 EngineerZone Discussions.  
ADL5506: 30 MHz to 4.5 GHz, 45 dB RF Detector Data  
Sheet  
SAMPLE AND BUY  
Visit the product page to see pricing options.  
REFERENCE MATERIALS  
Press  
TECHNICAL SUPPORT  
Submit a technical question or find your regional support  
number.  
Analog Devices Unveils Wide Dynamic Range, Highly  
Accurate RF Power Detectors  
Product Selection Guide  
RF Source Booklet  
DOCUMENT FEEDBACK  
Submit feedback for this data sheet.  
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not  
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.  
ADL5506  
Data Sheet  
TABLE OF CONTENTS  
Features .............................................................................................. 1  
Measurement Setups ...................................................................... 15  
Theory of Operation ...................................................................... 16  
Applications Information .............................................................. 17  
Basic Connections...................................................................... 17  
Transfer Function in Terms of Slope and Intercept............... 17  
Log Conformance Error Calculation....................................... 18  
Evaluation Board ............................................................................ 22  
Land Pattern and Soldering Information................................ 22  
Outline Dimensions....................................................................... 23  
Ordering Guide .......................................................................... 23  
Applications....................................................................................... 1  
General Description ......................................................................... 1  
Functional Block Diagram .............................................................. 1  
Revision History ............................................................................... 2  
Specifications..................................................................................... 3  
Absolute Maximum Ratings............................................................ 7  
ESD Caution.................................................................................. 7  
Pin Configuration and Function Descriptions............................. 8  
Typical Performance Characteristics ............................................. 9  
REVISION HISTORY  
3/2017—Rev. 0 to Rev. A  
Changes to Land Pattern and Soldering Information Section........22  
11/2013—Revision 0: Initial Version  
Rev. A | Page 2 of 23  
 
Data Sheet  
ADL5506  
SPECIFICATIONS  
VPOS = 3.0 V, T A = 25°C, unless otherwise noted.  
Table 1.  
Parameter  
Test Conditions/Comments  
Min Typ  
30 to 4500  
Max  
Unit  
SIGNAL INPUT INTERFACE  
Frequency Range  
Input Voltage Range  
Equivalent Power Range  
Input Resistance1  
OUTPUT INTERFACE  
Output Offset Voltage  
Maximum Output Voltage  
Available Output Current  
Rise Time  
Pin RFIN  
MHz  
mV rms  
dBm  
Ω
Internally ac-coupled  
1.25 to 400  
−45 to +5  
50  
52.3 Ω external termination  
f = 0.1 GHz, 52.3 Ω shunt resistor at RFIN  
Pin VLOG  
No signal at RFIN, RL ≥ 10 kΩ  
Transient during enable sequencing  
Sourcing/sinking  
PIN = off to −5 dBm, 10% to 90%  
PIN = −5 dBm to off, 90% to 10%  
f = 0.1 GHz  
0.14  
2.25  
4/1  
65  
145  
50  
V
V
mA  
ns  
ns  
µV  
Fall Time  
Residual RF (at Twice the Input  
Frequency)  
Output Noise  
RF input = 1900 MHz, −10 dBm, fNOISE = 100 kHz,  
175  
<1  
nV/√Hz  
C
FLT = open  
ENABLE INTERFACE  
Logic Level to Enable Power  
Input Current When High  
Logic Level to Disable Power  
POWER INTERFACE  
Supply Voltage  
Quiescent Current  
vs. Temperature  
vs. Supply  
Pin ENBL  
High condition, −40°C ≤ TA ≤ +85°C  
2.7 V at ENBL, −40°C ≤ TA ≤ +85°C  
Low condition, −40°C ≤ TA ≤ +85°C  
Pin VPOS  
1.2  
0
VPOS  
0.5  
V
µA  
V
2.5  
3.0  
3.8  
4.6  
3.9  
<1  
5.5  
V
mA  
mA  
mA  
µA  
−40°C ≤ TA ≤ +85°C  
2.5 V ≤ VPOS ≤ 5.5 V  
−40°C ≤ TA ≤ +85°C, enable voltage = 0 V  
Disable Current  
30 MHz  
1.0 dB Dynamic Range  
Maximum Input Level, 1.0 dB  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −35 dBm, −25 dBm, and  
−5 dBm  
42  
5
dB  
dBm  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
Three-point calibration at −35 dBm, −25 dBm, and  
−5 dBm  
−37  
dBm  
Deviation from output at 25°C, 3 V  
−40°C < TA < +85°C; PIN = −30 dBm  
−40°C < TA < +85°C; PIN = −5 dBm  
Calibration at −30 dBm and −5 dBm  
Calibration at −30 dBm and −5 dBm  
+0.9/−0.62  
+0.8/−0.92  
18.8  
−45.5  
762  
dB  
dB  
mV/dB  
dBm  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −5 dBm  
Output Voltage—Low Power Input  
50 MHz  
PIN = −30 dBm  
293  
mV  
1.0 dB Dynamic Range  
Maximum Input Level, 1.0 dB  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −35 dBm, −25 dBm, and  
−5 dBm  
45  
4
dB  
dBm  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
Three-point calibration at −35 dBm, −25 dBm, and  
−5 dBm  
Deviation from output at 25°C, 3 V  
−40°C < TA < +85°C; PIN = −30 dBm  
−40°C < TA < +85°C; PIN = −5 dBm  
−41  
dBm  
+0.5/−0.72  
+0.9/−0.952  
dB  
dB  
Rev. A | Page 3 of 23  
 
 
ADL5506  
Data Sheet  
Parameter  
Test Conditions/Comments  
Min Typ  
Max  
Unit  
mV/dB  
dBm  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −5 dBm  
Output Voltage—Low Power Input  
100 MHz  
Calibration at −30 dBm and −5 dBm  
Calibration at −30 dBm and −5 dBm  
17.8  
−51.5  
821  
380  
PIN = −30 dBm  
mV  
1.0 dB Dynamic Range  
Maximum Input Level, 1.0 dB  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
46  
2
dB  
dBm  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
−44  
dBm  
Deviation from output at 25°C, 3 V  
−40°C < TA < +85°C; PIN = −30 dBm  
−40°C < TA < +85°C; PIN = −10 dBm  
Calibration at −30 dBm and −10 dBm  
Calibration at −30 dBm and −10 dBm  
+0.15/−0.52  
+0.7/−0.92  
17.7  
−53.7  
774  
dB  
dB  
mV/dB  
dBm  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −10 dBm  
Output Voltage—Low Power Input  
450 MHz  
PIN = −30 dBm  
420  
mV  
1.0 dB Dynamic Range  
Maximum Input Level, 1.0 dB  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −40 dBm, −30 dBm, and  
−8 dBm  
45  
1
dB  
dBm  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
Three-point calibration at −40 dBm, −30 dBm, and  
−8 dBm  
−44  
dBm  
Deviation from output at 25°C, 3 V  
−40°C < TA < +85°C; PIN = −30 dBm  
−40°C < TA < +85°C; PIN = −10 dBm  
Calibration at −30 dBm and −10 dBm  
Calibration at −30 dBm and −10 dBm  
+0.3/−0.52  
+0.6/−0.92  
18.4  
−53.2  
797  
dB  
dB  
mV/dB  
dBm  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −10 dBm  
Output Voltage—Low Power Input  
900 MHz  
PIN = −30 dBm  
428  
mV  
1.0 dB Dynamic Range  
Maximum Input Level, 1.0 dB  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
45  
1
dB  
dBm  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
−44  
dBm  
Deviation from output at 25°C, 3 V  
−40°C < TA < +85°C; PIN = −30 dBm  
−40°C < TA < +85°C; PIN = −10 dBm  
Calibration at −30 dBm and −10 dBm  
Calibration at −30 dBm and −10 dBm  
+0.3/−0.52  
+0.6/−0.82  
18.2  
−54  
798  
dB  
dB  
mV/dB  
dBm  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −10 dBm  
Output Voltage—Low Power Input PIN = −30 dBm  
435  
mV  
Rev. A | Page 4 of 23  
Data Sheet  
ADL5506  
Parameter  
Test Conditions/Comments  
Min Typ  
Max  
Unit  
1900 MHz  
1.0 dB Dynamic Range  
Maximum Input Level, 1.0 dB  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
46  
2
dB  
dBm  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
−44  
dBm  
Deviation from output at 25°C, 3 V  
−40°C < TA < +85°C; PIN = −30 dBm  
−40°C < TA < +85°C; PIN = −10 dBm  
Calibration at −30 dBm and −10 dBm  
Calibration at −30 dBm and −10 dBm  
+0.1/−0.42  
+0.2/−0.72  
17.5  
−55.5  
797  
dB  
dB  
mV/dB  
dBm  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −10 dBm  
Output Voltage—Low Power Input  
2140 MHz  
PIN = −30 dBm  
446  
mV  
1.0 dB Dynamic Range  
Maximum Input Level, 1.0 dB  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
45  
1
dB  
dBm  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
−44  
dBm  
Deviation from output at 25°C, 3 V  
−40°C < TA < +85°C; PIN = −30 dBm  
−40°C < TA < +85°C; PIN = −10 dBm  
Calibration at −30 dBm and −10 dBm  
Calibration at −30 dBm and −10 dBm  
+0.1/−0.52  
+0.2/−0.72  
17.5  
−56  
800  
dB  
dB  
mV/dB  
dBm  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −10 dBm  
Output Voltage—Low Power Input  
2700 MHz  
PIN = −30 dBm  
450  
mV  
1.0 dB Dynamic Range  
Maximum Input Level, 1.0 dB  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
46  
1
dB  
dBm  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
Three-point calibration at −40 dBm, −30 dBm, and  
−10 dBm  
−45  
dBm  
Deviation from output at 25°C, 3 V  
−40°C < TA < +85°C; PIN = −30 dBm  
−40°C < TA < +85°C; PIN = −10 dBm  
Calibration at −30 dBm and −10 dBm  
Calibration at −30 dBm and −10 dBm  
+0.2/−0.72  
+0.3/−0.92  
17.5  
−57  
808  
dB  
dB  
mV/dB  
dBm  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −10 dBm  
Output Voltage—Low Power Input  
3500 MHz  
PIN = −30 dBm  
461  
mV  
1.0 dB Dynamic Range  
Maximum Input Level, 1.0 dB  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −42 dBm, −30 dBm, and  
−10 dBm  
45  
1
dB  
dBm  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
Three-point calibration at −42 dBm, −30 dBm, and  
−10 dBm  
−44  
dBm  
Deviation from output at 25°C, 3 V  
−40°C < TA < +85°C; PIN = −30 dBm  
−40°C < TA < +85°C; PIN = −10 dBm  
Calibration at −30 dBm and −10 dBm  
Calibration at−30 dBm and −10 dBm  
+0.1/−1.12  
+0.2/−12  
17.2  
dB  
dB  
mV/dB  
dBm  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −10 dBm  
Output Voltage—Low Power Input PIN = −30 dBm  
−55  
773  
430  
mV  
Rev. A | Page 5 of 23  
ADL5506  
Data Sheet  
Parameter  
Test Conditions/Comments  
Min Typ  
Max  
Unit  
4500 MHz  
1.0 dB Dynamic Range  
Continuous wave (CW) input, TA = 25°C  
Three-point calibration at −35 dBm, −30 dBm, and  
−10 dBm  
Three-point calibration at −35 dBm, −30 dBm, and  
−10 dBm  
Deviation from output at 25°C, 3 V  
TA = −40°C; PIN = −30 dBm  
0°C < TA < 85°C; PIN = −30 dBm  
TA = −40°C; PIN = −10 dBm  
0°C < TA < 85°C; PIN = −10 dBm  
Calibration at −30 dBm and −10 dBm  
Calibration at −30 dBm and −10 dBm  
42  
3
dB  
dBm  
Maximum Input Level, 1.0 dB  
Minimum Input Level, 1.0 dB  
Deviation vs. Temperature  
−39  
dBm  
−3.2  
+0.5/−0.82  
−3.1  
+0.1/−0.72  
16.7  
−50  
684  
350  
dB  
dB  
dB  
dB  
mV/dB  
dBm  
mV  
mV  
Logarithmic Slope  
Logarithmic Intercept  
Output Voltage—High Power Input PIN = −10 dBm  
Output Voltage—Low Power Input  
PIN = −30 dBm  
1 See Figure 32.  
2 The slash indicates a range. For example, +0.9/−0.6 means +0.9 to −0.6.  
Rev. A | Page 6 of 23  
 
Data Sheet  
ADL5506  
ABSOLUTE MAXIMUM RATINGS  
Table 2.  
Stresses at or above those listed under Absolute Maximum  
Ratings may cause permanent damage to the product. This is a  
stress rating only; functional operation of the product at these  
or any other conditions above those indicated in the operational  
section of this specification is not implied. Operation beyond  
the maximum operating conditions for extended periods may  
affect product reliability.  
Parameter  
Rating  
Supply Voltage, VPOS  
RF Input Power, RFIN1, 2  
Equivalent Voltage, Sine Wave Input  
Internal Power Dissipation  
θJA (WLCSP)  
Maximum Junction Temperature  
Operating Temperature Range  
Storage Temperature Range  
5.5 V  
15 dBm  
1.25 V rms  
75 mW  
260°C/W  
145°C  
ESD CAUTION  
−40°C to +85°C  
−65°C to +150°C  
1 Driven from a 50 Ω source.  
2 Under 50 Ω input matched condition.  
Rev. A | Page 7 of 23  
 
 
ADL5506  
Data Sheet  
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS  
ADL5506  
CFLT  
VPOS  
RFIN  
1
2
3
6
5
4
ENBL  
VLOG  
COMM  
TOP VIEW  
(BALL SIDE DOWN)  
Not to Scale  
Figure 2. Pin Configuration  
Table 3. Pin Function Descriptions  
Pin No. Mnemonic Description  
1
CFLT  
Connection for an External Capacitor, CFLT, to Reduce the Modulation Content from the Output Voltage. It also  
slows the response of the output and reduces the noise seen on the output. The capacitor is connected between  
CFLT and VLOG. See the Filter Capacitor section for choosing the correct CFLT value.  
2
3
VPOS  
RFIN  
Positive Supply. The positive supply voltage (VPOS) range is from 2.5 V to 5.5 V. Use decoupling capacitors near this  
pin on the printed circuit board.  
RF Input. 5 pF ac coupling capacitor on chip. Connect a 52.3 Ω shunt resistor near this pin for broadband 50 Ω  
match. See the Input Coupling Options section for more matching options.  
4
5
COMM  
VLOG  
Device Common (Ground). Connect this pin to system ground using a low impedance path.  
Logarithmic Output. The output voltage (VLog) increases with increasing input amplitude. The output is  
proportional to the logarithm of the input signal level.  
6
ENBL  
Device Enable. Connect the ENBL pin to a logic high (1.2 V to VPOS) to enable the device. Connect the ENBL pin to a  
logic low (0 V to 0.5 V) to disable the device.  
Rev. A | Page 8 of 23  
 
Data Sheet  
ADL5506  
TYPICAL PERFORMANCE CHARACTERISTICS  
VPOS = 3 V, TA = +25°C (black), +85°C (red), 0°C (green), and −40°C (dark blue) where appropriate. CFLT = open, unless otherwise  
noted. Input RF signal is a sine wave (CW), unless otherwise indicated. Error referred to slope and intercept at indicated calibration  
points at 25°C. Power referenced to 50 Ω source and with a 52.3 Ω shunt matching resistor on the board. Distribution plots based upon  
more than 50 devices.  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
30MHz  
–5dBm  
50MHz  
100MHz  
450MHz  
900MHz  
1900MHz  
2140MHz  
2700MHz  
3500MHz  
4500MHz  
–15dBm  
–25dBm  
–35dBm  
–45dBm  
–50  
–40  
–30  
–20  
(dBm)  
–10  
0
10  
10  
100  
FREQUENCY (MHz)  
1000  
P
IN  
Figure 3. Typical VLOG vs. PIN over Frequency at 25°C  
Figure 6. Typical VLOG vs. Frequency for Five RF Input Levels at 25°C  
5.5  
5.0  
4.5  
4.0  
3.5  
3.0  
2.5  
6
V
V
V
V
= 2.5V  
= 3.0V  
= 5.0V  
= 5.5V  
V
V
V
V
V
V
= 2.5V AT –40°C  
= 2.5V AT +25°C  
= 2.5V AT +85°C  
= 3.0V AT –40°C  
= 3.0V AT +25°C  
= 3.0V AT +85°C  
V
V
V
V
V
V
= 5.0V AT –40°C  
= 5.0V AT +25°C  
= 5.0V AT +85°C  
= 5.5V AT –40°C  
= 5.5V AT +25°C  
= 5.5V AT +85°C  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
5
4
3
2
1
0
–1  
–2  
–3  
–4  
–5  
–6  
THREE-POINT CALIBRATION AT  
–40dBm, –30dBm, AND –10dBm  
2.7V, 3V, AND 3.3V ON TOP OF EACH OTHER  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
(dBm)  
–40  
–20  
0
20  
40  
60  
80  
100  
120  
0
5
TEMPERATURE (°C)  
P
IN  
Figure 7. Log Conformance Error vs. PIN over Supply Voltage and  
Temperature at 100 MHz  
Figure 4. Quiescent Supply Current vs. Temperature, 2.5 V to 5.5 V Supply  
Voltage  
6
6
V
V
V
V
V
V
= 2.5V AT –40°C  
= 2.5V AT +25°C  
= 2.5V AT +85°C  
= 3.0V AT –40°C  
= 3.0V AT +25°C  
= 3.0V AT +85°C  
V
V
V
V
V
V
= 5.0V AT –40°C  
= 5.0V AT +25°C  
= 5.0V AT +85°C  
= 5.5V AT –40°C  
= 5.5V AT +25°C  
= 5.5V AT +85°C  
V
V
V
V
V
V
= 2.5V AT –40°C  
= 2.5V AT +25°C  
= 2.5V AT +85°C  
= 3.0V AT –40°C  
= 3.0V AT +25°C  
= 3.0V AT +85°C  
V
V
V
V
V
V
= 5.0V AT –40°C  
= 5.0V AT +25°C  
= 5.0V AT +85°C  
= 5.5V AT –40°C  
= 5.5V AT +25°C  
= 5.5V AT +85°C  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
POS  
5
4
5
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–1  
–2  
–3  
–4  
–5  
–6  
THREE-POINT CALIBRATION AT  
–5 –40dBm, –30dBm, AND –10dBm  
2.7V, 3V, AND 3.3V ON TOP OF EACH OTHER  
THREE-POINT CALIBRATION AT  
–40dBm, –30dBm, AND –10dBm  
2.7V, 3V, AND 3.3V ON TOP OF EACH OTHER  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
(dBm)  
–6  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
0
5
P
(dBm)  
P
IN  
IN  
Figure 8. Log Conformance Error vs. PIN over Supply Voltage and  
Temperature at 1900 MHz  
Figure 5. Log Conformance Error vs. PIN over Supply Voltage and  
Temperature at 900 MHz  
Rev. A | Page 9 of 23  
 
 
 
 
ADL5506  
Data Sheet  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
–40°C  
0°C  
–40°C  
0°C  
5
5
+25°C  
+85°C  
+25°C  
+85°C  
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
–4  
THREE-POINT CALIBRATION AT  
–35dBm, –25dBm, AND –5dBm  
CALIBRATION AT –30dBm AND –5dBm  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
(dBm)  
–5  
10  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
(dBm)  
0
5
10  
0
5
P
P
IN  
IN  
Figure 9. VLOG and Log Conformance Error vs. PIN over Temperature at 30 MHz  
Figure 12. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 30 MHz  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
–40°C  
0°C  
–40°C  
0°C  
5
5
+25°C  
+85°C  
+25°C  
+85°C  
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
–4  
–5  
–6  
THREE-POINT CALIBRATION AT  
–35dBm, –25dBm, and –5dBm  
CALIBRATION AT –30dBm AND –5dBm  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
(dBm)  
0
5
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
P
P
(dBm)  
IN  
IN  
Figure 10. VLOG and Log Conformance Error vs. PIN over Temperature at 50 MHz  
Figure 13. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 50 MHz  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
–40°C  
0°C  
T
T
T
T
= –40°C  
= 0°C  
A
A
A
A
5
5
+25°C  
+85°C  
= +25°C  
= +85°C  
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
–4  
–5  
–6  
THREE-POINT CALIBRATION AT  
–40dBm, –30dBm, and –10dBm  
CALIBRATION AT –30dBm AND –10dBm  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
(dBm)  
0
5
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
P
P
(dBm)  
IN  
IN  
Figure 11. VLOG and Log Conformance Error vs. PIN over Temperature at 100 MHz  
Figure 14. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 100 MHz  
Rev. A | Page 10 of 23  
Data Sheet  
ADL5506  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
THREE-POINT CALIBRATION  
CALIBRATION AT –30dBm AND –10dBm  
5
AT –40dBm, –30dBm, AND –8dBm  
5
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
T
T
T
T
= –40°C  
= 0°C  
= +25°C  
= +85°C  
T
T
T
T
= –40°C  
A
A
A
A
–4  
–5  
–6  
A
A
A
A
= 0°C  
= +25°C  
= +85°C  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
P
(dBm)  
P
(dBm)  
IN  
IN  
Figure 15. VLOG and Log Conformance Error vs. PIN over Temperature at 450 MHz  
Figure 18. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 450 MHz  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
CALIBRATION AT –30dBm AND –10dBm  
THREE-POINT CALIBRATION  
5
AT –40dBm, –30dBm, AND –10dBm  
5
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
–4  
–5  
–6  
T
T
T
T
= –40°C  
= 0°C  
T
T
T
T
= –40°C  
= 0°C  
= +25°C  
= +85°C  
A
A
A
A
A
A
A
A
= +25°C  
= +85°C  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
P
(dBm)  
P
(dBm)  
IN  
IN  
Figure 19. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 900 MHz  
Figure 16. VLOG and Log Conformance Error vs. PIN over Temperature at 900 MHz  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
THREE-POINT CALIBRATION  
CALIBRATION AT –30dBm AND –10dBm  
AT –40dBm, –30dBm, AND –10dBm  
5
5
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
–4  
–5  
–6  
T
T
T
T
= –40°C  
= 0°C  
= +25°C  
= +85°C  
A
A
A
A
T
T
T
T
= –40°C  
= 0°C  
A
A
A
A
= +25°C  
= +85°C  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
P
(dBm)  
IN  
(dBm)  
P
IN  
Figure 17. VLOG and Log Conformance Error vs. PIN over Temperature at 1900 MHz  
Figure 20. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 1900 MHz  
Rev. A | Page 11 of 23  
 
ADL5506  
Data Sheet  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
6
THREE-POINT CALIBRATION  
CALIBRATION AT –30dBm AND –10dBm  
AT –40dBm, –30dBm, AND –10dBm  
5
5
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
T
T
T
T
= –40°C  
= 0°C  
= +25°C  
= +85°C  
T
T
T
T
= –40°C  
= 0°C  
–4  
–5  
–6  
A
A
A
A
A
A
A
A
= +25°C  
= +85°C  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
P
(dBm)  
P
IN  
(dBm)  
IN  
Figure 21. VLOG and Log Conformance Error vs. PIN over Temperature at 2140 MHz  
Figure 24. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 2140 MHz  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
T
T
T
T
= –40°C  
= 0°C  
THREE-POINT CALIBRATION  
CALIBRATION AT –30dBm AND –10dBm  
A
A
A
A
AT –40dBm, –30dBm, AND –10dBm  
5
5
= +25°C  
= +85°C  
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
–4  
–5  
–6  
T
T
T
T
= –40°C  
= 0°C  
A
A
A
A
= +25°C  
= +85°C  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
P
(dBm)  
P
(dBm)  
IN  
IN  
Figure 22. VLOG and Log Conformance Error vs. PIN over Temperature at 2700 MHz  
Figure 25. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 2700 MHz  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
THREE-POINT CALIBRATION  
CALIBRATION AT –30dBm AND –10dBm  
AT –42dBm, –30dBm, AND –10dBm  
5
5
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
–4  
–5  
–6  
T
T
T
T
= –40°C  
= 0°C  
= +25°C  
= +85°C  
A
A
A
A
T
T
T
T
= –40°C  
= 0°C  
A
A
A
A
= +25°C  
= +85°C  
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
P
(dBm)  
P
(dBm)  
IN  
IN  
Figure 23. VLOG and Log Conformance Error vs. PIN over Temperature at 3500 MHz  
Figure 26. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 3500 MHz  
Rev. A | Page 12 of 23  
 
Data Sheet  
ADL5506  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
THREE-POINT CALIBRATION  
CALIBRATION AT –30dBm AND –10dBm  
AT –35dBm, –30dBm, AND –10dBm  
5
5
4
4
3
3
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
–4  
–5  
–6  
T
T
T
T
= –40°C  
= 0°C  
= +25°C  
= +85°C  
T
T
T
T
= –40°C  
= 0°C  
= +25°C  
= +85°C  
A
A
A
A
A
A
A
A
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
–50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
0
5
P
(dBm)  
P
IN  
(dBm)  
IN  
Figure 27. VLOG and Log Conformance Error vs. PIN over Temperature at  
4500 MHz  
Figure 30. Distribution of Log Conformance Error with Respect to VLOG at 25°C  
vs. PIN and Temperature at 4500 MHz  
500  
3.5  
ENABLE PULSE  
0dBm  
0dBm  
–10dBm  
450  
–10dBm  
–20dBm  
–20dBm  
–30dBm  
–40dBm  
–30dBm  
3.0  
–40dBm  
400  
–50dBm  
–60dBm  
2.5  
2.0  
1.5  
1.0  
0.5  
0
NO SIGNAL  
350  
300  
250  
200  
150  
100  
50  
0
10k  
100k  
FREQUENCY (Hz)  
1M  
10M  
–4  
–2  
0
2
4
6
8
10  
12  
14  
16  
TIME (μs)  
Figure 28. Output Response to Gating on ENBL Pin for Various RF Input  
Levels, Carrier Frequency = 900 MHz, CFLT = Open (see Figure 39 in the  
Measurement Setups Section)  
Figure 31. Noise Spectral Density, CFLT = Open, 25°C  
0
–5  
1.4  
RF PULSE GATING  
0dBm  
–10dBm  
–20dBm  
1.2  
–30dBm  
–40dBm  
–10  
–15  
–20  
–25  
–30  
–35  
1.0  
0.8  
0.6  
0.4  
0.2  
0
0
1
2
3
4
–0.5 –0.3 –0.1 0.1  
0.3  
0.5  
0.7  
0.9  
1.1  
1.3  
1.5  
FREQUENCY (GHz)  
TIME (µs)  
Figure 32. S11 at RF Input Port, 10 MHz to 4.5 GHz with 52.3 Ω Shunt Resistor  
at RF Input Port  
Figure 29. Output Response to RF Burst Input for Various RF Input Levels,  
Carrier Frequency = 100 MHz, CFLT = Open (See Figure 40 in the Measurement  
Setups Section)  
Rev. A | Page 13 of 23  
 
 
 
 
ADL5506  
Data Sheet  
12000  
10000  
8000  
6000  
4000  
2000  
0
14000  
12000  
10000  
8000  
6000  
4000  
2000  
0
300  
800  
850  
900  
950  
1000  
1050  
1100  
400  
500  
600  
OUTPUT VOLTAGE (mV)  
OUTPUT VOLTAGE (mV)  
Figure 33. Distribution of VLOG at 900 MHz, 25°C, PIN = −30 dBm  
Figure 36. Distribution of VLOG at 900 MHz, 25°C, PIN = −6 dBm  
16000  
18000  
14000  
12000  
10000  
8000  
6000  
4000  
2000  
0
15000  
12000  
9000  
6000  
3000  
0
–65  
–60  
–55  
–50  
–45  
16  
17  
18  
19  
20  
INTERCEPT (dBm)  
SLOPE (mV/dB)  
Figure 34. Distribution of Intercept at 900 MHz, 25°C  
Figure 37. Distribution of Slope at 900 MHz, 25°C  
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
6
CW  
CW  
5
4-CARRIER W-CDMA PEP = 12.08dB  
LTE TM1 1-CARRIER 20MHz PEP = 11.58dB  
1-CARRIER W-CDMA PEP = 10.56dB  
16 QAM PEP = 6.34dB  
5
4-CARRIER W-CDMA PEP = 12.08dB  
LTE TM1 1-CARRIER 20MHz PEP = 11.58dB  
1-CARRIER W-CDMA PEP = 10.56dB  
16 QAM PEP = 6.34dB  
4
4
3
64 QAM PEP = 7.17dB  
QPSK PEP = 3.8dB  
3
64 QAM PEP = 7.17dB  
QPSK PEP = 3.8dB  
2
2
1
1
0
0
–1  
–2  
–3  
–4  
–5  
–6  
–1  
–2  
–3  
–4  
–5  
–6  
THREE POINT CALIBRATION AT  
–40dBm, –30dBm AND –10dBm  
THREE POINT CALIBRATION AT  
–40dBm, –30dBm AND –10dBm  
–50 –45 –40 –35 –30 –25 –20 –15 –10  
(dBm)  
–5  
0
–50 –45 –40 –35 –30 –25 –20 –15 –10  
–5  
0
P
P
(dBm)  
IN  
IN  
Figure 38. Error from CW Linear Reference vs. Signal Modulation  
(Four-Carrier W-CDMA, LTE TM1 One-Carrier 20 MHz, One-Carrier W-CDMA,  
16 QAM, 64 QAM, QPSK), Frequency = 2.14 GHz  
Figure 35. Error from CW Linear Reference vs. Signal Modulation  
(Four-Carrier W-CDMA, LTE TM1 One-Carrier 20 MHz, One-Carrier W-CDMA,  
16 QAM, 64 QAM, QPSK), Frequency = 100 MHz  
Rev. A | Page 14 of 23  
 
 
Data Sheet  
ADL5506  
MEASUREMENT SETUPS  
ADL5506  
ADL5506  
EVALUATION  
BOARD  
ROHDE & SCHWARZ  
ROHDE & SCHWARZ  
SIGNAL GENERATOR  
SMR40  
EVALUATION  
BOARD  
SIGNAL GENERATOR  
SMR40  
TEKTRONIX  
DIGITAL PHOSPHOR  
OSCILLOSCOPE  
TDS5104  
RF OUT  
PULSE IN  
RFIN  
VLOG  
ENBL  
RFIN  
VPOS  
VLOG  
ENBL  
RF OUT  
TEKTRONIX  
DIGITAL PHOSPHOR  
OSCILLOSCOPE  
TDS5104  
PULSE IN  
VPOS  
1M  
TRIGGER  
1M  
TRIGGER  
HP E3631A  
POWER  
SUPPLY  
HP E3631A  
POWER  
SUPPLY  
AGILENT 33522A  
FUNCTION/ARBITRARY  
WAVEFORM GENERATOR  
AGILENT 33522A  
FUNCTION/ARBITRARY  
WAVEFORM GENERATOR  
CH1  
CH2  
CH1  
CH2  
Figure 39. Hardware Configuration for Output Response to ENBL Pin Gating  
Measurements  
Figure 40. Hardware Configuration for Output Response to RF Pulse Input  
Measurements  
Rev. A | Page 15 of 23  
 
 
 
ADL5506  
Data Sheet  
THEORY OF OPERATION  
is a logarithmic measure of the RF input voltage with a slope  
and intercept controlled by the design. For a fixed termination  
resistance at the input of the ADL5506, a given voltage  
corresponds to a certain power level.  
The ADL5506 is a logarithmic detector (log amp), based on the  
principle of successive compression. It is similar in design to the  
AD8312 and is fabricated on an advanced BiCMOS process. It  
comes in a smaller 0.8 mm × 1.2 mm WLCSP package and  
offers 4.5 GHz RF bandwidth. Figure 41 shows the main  
features of the ADL5506 in block schematic form.  
The external termination added before the ADL5506 determines  
the effective power scaling. This often takes the form of a  
simple resistor (52.3 Ω provides a net 50 Ω input), but more  
elaborate matching networks can be used. This impedance  
determines the logarithmic intercept, the input power for which  
the output crosses the baseline (VLOG = 0 V) if the function were  
continuous for all values of input. Because this is never the case  
for a practical log amp, the intercept refers to the value obtained  
by the minimum error, straight line fit to the actual graph of  
The ADL5506 combines two key functions needed for the  
measurement of signal level over a moderately wide dynamic  
range. First, it provides the amplification needed to respond to  
small signals in a chain of four amplifier/limiter cells, each having  
a small signal gain of 10 dB and a bandwidth of approximately  
4.5 GHz. At the output of each amplifier stage is a full wave  
rectifier, essentially a square law detector cell that converts the  
RF signal voltages to a fluctuating current with an average value  
that increases with signal level. A further passive detector stage  
is added preceding the first stage. Therefore, there are five  
detectors, each separated by 10 dB, spanning about 50 dB of  
dynamic range. The overall accuracy at the extremes of this  
total range, viewed as the deviation from an ideal logarithmic  
response, that is, the log conformance error, can be judged by  
referencing Figure 5, Figure 7, and Figure 8, which show that  
errors across the central 40 dB are moderate. These figures  
show how the conformance to an ideal logarithmic function  
varies with temperature, frequency, and supply voltage.  
VLOG vs. input power. The quoted values in Table 1 assume a  
sinusoidal (CW) signal. Where there is complex modulation, as  
in CDMA, the calibration of the power response needs to be  
adjusted accordingly. Where a true power (waveform independ-  
ent) response is needed, consider the use of an rms responding  
detector, such as the ADL5504.  
However, in terms of the logarithmic slope, the amount by  
which the output VLOG changes for each decibel of input change  
(voltage or power), is, in principle, independent of waveform or  
termination impedance. In practice, it usually falls off at higher  
frequencies because of the declining gain of the amplifier stages  
and other effects in the detector cells. For the ADL5506, the  
slope at 30 MHz is 18.8 mV/dB and falls slightly as frequency  
increases to about 16.7 mV/dB at 4.5 GHz. These values are  
sensibly independent of temperature and almost completely  
unaffected by supply voltages of 2.7 V to 5.5 V.  
The output of these detector cells is in the form of a differential  
current, making their summation a simple matter. It can easily  
be shown that such summation closely approximates a logarithmic  
function. This result is then converted to a voltage at the VLOG  
pin through a high gain stage. This output is connected back to  
a voltage-to-current (V-to-I) stage, in such a manner that VLOG  
CFLT  
V-I  
+
VLOG  
I-V  
DET  
DET  
DET  
DET  
DET  
RFIN  
VPOS  
ENBL  
BAND-GAP  
REFERENCE  
10dB  
10dB  
10dB  
10dB  
OFFSET  
COMPENSATION  
ADL5506  
COMM  
Figure 41. Block Schematic  
Rev. A | Page 16 of 23  
 
 
Data Sheet  
ADL5506  
APPLICATIONS INFORMATION  
BASIC CONNECTIONS  
TRANSFER FUNCTION IN TERMS OF SLOPE AND  
INTERCEPT  
Figure 42 shows the basic connections for measurement mode.  
A supply voltage of 2.5 V to 5.5 V is required. Decouple the  
supply to the VPOS pin with a low inductance 0.1 μF surface-  
mount ceramic capacitor. A series resistor of about 10 Ω can be  
added; this resistor slightly reduces the supply voltage to the  
ADL5506 and depends on the load resistance at the output to  
ground. Avoid its use in applications where the power supply  
voltage is very low. A series inductor provides similar power  
supply filtering with minimal drop in supply voltage.  
The transfer function of the ADL5506 is characterized in terms  
of its slope and intercept. The logarithmic slope is defined as the  
change in the RSSI output voltage for a 1 dB change at the input.  
For the ADL5506, the slope is nominally 18 mV/dB. Therefore,  
a 10 dB change at the input results in a change at the output of  
approximately 180 mV. Figure 43 shows the range over which  
the device maintains its constant slope. The dynamic range can  
be defined as the range over which the error remains within a  
certain band, usually 1 dB or 3 dB. In Figure 43 for example,  
the 1 dB dynamic range is approximately 46 dB (from  
−44 dBm to +2 dBm).  
ADL5506  
V
NC  
1
2
3
CFTL  
VPOS  
RFIN  
ENBL  
VLOG  
COMM  
6
5
4
100pF  
POS  
LOG  
V
POS  
V
The intercept is the point at which the extrapolated linear  
response intersects the horizontal axis (see Figure 43). Using the  
slope and intercept, calculate the output voltage for any input  
level within the specified input range, or calculate the input  
level from the output voltage by the following complementary  
equations:  
0.1µF  
INPUT  
52.3  
Figure 42. Basic Connections  
The ADL5506 has an internal input coupling capacitor. This  
eliminates the need for external ac coupling. In this example, a  
broadband input match is achieved by connecting a 52.3 Ω  
resistor between RFIN and ground. This resistance combines  
with the internal input impedance to give an overall broadband  
input resistance of 50 Ω. Several other coupling methods are  
possible; these are described in the Input Coupling Options  
section.  
V
LOG = VSLOPE × (PIN PO)  
PIN = (VLOG/VSLOPE) + PO  
where:  
V
LOG is the demodulated and filtered RSSI output, in V.  
V
SLOPE is the logarithmic slope, expressed in V/dB.  
PIN is the input signal, expressed in decibels relative to some  
reference level (dBm in this case).  
Ensure that the load resistance on VLOG is not lower than 600 Ω  
so that the full-scale output can be generated with the limited  
available sourcing current of 4 mA. Figure 43 shows the  
logarithmic conformance under the same conditions.  
PO is the logarithmic intercept, expressed in decibels relative to  
the same reference level.  
For example, at an input level of −27 dBm, the VLOG output  
voltage is  
6
1.2  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
ERROR  
V
LOG = 0.018 V/dB × [−27 dBm −(−56 dBm)] = 0.522 V  
5
4
V
LOG  
3
±1dB DYNAMIC RANGE  
2
1
0
–1  
–2  
–3  
–4  
–5  
–6  
±3dB DYNAMIC RANGE  
INTERCEPT  
–60 –55 –50 –45 –40 –35 –30 –25 –20 –15 –10 –5  
(dBm)  
0
5
P
IN  
Figure 43. VLOG and Log Conformance Error vs. Input Level at 900 MHz  
Rev. A | Page 17 of 23  
 
 
 
 
 
ADL5506  
Data Sheet  
1.2  
1.0  
0.8  
0.6  
0.4  
0.2  
0
V
V
LOG CONFORMANCE ERROR CALCULATION  
LOG  
LOG  
CALCULATED  
Log conformance error is expressed in terms of the deviation in  
the output voltage between the measured VLOG and the VLOG  
calculated with an ideal log transformation function. Ideally, the  
measured VLOG output at a particular input power, as plotted in  
Figure 44, must not deviate from the calculated value of VLOG at  
that same input power. Setting the measured VLOG to the right  
side of the preceding equation and rearranging yields  
(P )  
, V  
IN3 LOG3  
(P )  
, V  
IN2 LOG2  
(P  
, V  
)
IN1 LOG1  
VLOG  
(P )  
IN  
MEASURED  
P P 0  
IN  
O
VSLOPE  
In actuality, this does not always calculate to zero. The finite  
calculation that results is the log conformance error, as follows:  
50 45 40 35 –30 25 20 15 10 5  
0
5
P
(dBm)  
IN  
VLOG  
(P )  
IN  
Figure 44. VLOG vs. PIN  
MEASURED  
Error(P )   
P P 0  
IN O  
IN  
VSLOPE  
The log conformance error for Region A, which is from the low  
end of the input power range to PIN2 is as follows:  
where Error is in dB.  
VLOG (P )  
When more than two calibration points are chosen to compute  
the error, the error computation must be done in a piece-wise  
fashion. For the ADL5506, three calibration points were chosen  
in characterization to compute the log conformance error of the  
ADL5506. For example, one set of calibration points used was  
−40 dBm, −30 dBm, and −10 dBm. With three calibration points,  
two regions of error are computed, Region A and Region B (see  
Figure 45) To compute the error, first compute two slopes and  
two intercepts: one slope and intercept for Region A and the  
other slope and intercept for Region B. Note that the error is  
zero at each calibration point.  
IN  
ErrorA (P )   
P PO _ A  
IN  
IN  
VSLOPE _ A  
The log conformance error for Region B, which is from PIN2 to  
the upper end of the input power range is as follows:  
VLOG (P )  
IN  
ErrorB (P )   
P PO _ B  
IN  
IN  
VSLOPE _ B  
3
2
REGION B  
1
VLOG2 VLOG1  
VSLOPE _ A  
P
IN2 P  
IN1  
0
VLOG3 VLOG2  
IN3 P  
VSLOPE _ B  
P
1  
IN2  
REGION A  
Next, find the two intercepts. (The two intercept points can be  
computed with the same calibration points, middle point for  
both, with the slope being different for the two intercept  
points.)  
2  
3  
50 45 40 35 30 25 20 15 10 5  
0
5
P
(dBm)  
IN  
VLOG2  
P
P  
IN2  
Figure 45. Error vs. PIN  
O _ A  
VSLOPE _ A  
For four calibration points, there are three regions of error  
computed.  
VLOG3  
P
P  
IN 3  
O _ B  
VSLOPE _ B  
Filter Capacitor  
The video bandwidth of VLOG is approximately 3.5 MHz. In CW  
applications where the input frequency is much higher than  
this, no further filtering of the demodulated signal is required.  
Where there is a low frequency modulation of the carrier  
amplitude, however, reduce the low-pass corner by the addition  
of an external filter capacitor, CFLT. The video bandwidth is  
related to CFLT by  
1
Video Bandwidth   
213k  
3.5pF CF  
Rev. A | Page 18 of 23  
 
 
 
 
Data Sheet  
ADL5506  
Input Coupling Options  
ADL5506  
The internal 5 pF coupling capacitor of the ADL5506, along  
with the low frequency input impedance of 1.7 kΩ, gives a high-  
pass input corner frequency of approximately 19 MHz. This sets  
the minimum operating frequency. Figure 46 to Figure 48 show  
three options for input coupling. A broadband resistive match  
can be implemented by connecting a shunt resistor to ground at  
RFIN (see Figure 46). This 52.3 Ω resistor (other values can also  
be used to select different overall input impedances) combines  
with the input impedance of the AD5506 to give a broadband  
input impedance of 50 Ω. While the input resistance and  
capacitance (RIN and CIN) varies by a maximum of approximately  
20ꢀ from device to device, the dominance of the external  
shunt resistor means that the variation in the overall input  
impedance is close to the tolerance of the external resistor.  
Achieve better return loss by placing the 52.3 Ω shunt resistor  
as near the device under test (DUT) as possible.  
RFIN  
C
C
C
R
IN  
IN  
V
BIAS  
Figure 46. Broadband Resistive Method for Input Coupling  
50SOURCE  
50Ω  
ADL5506  
X1  
RFIN  
C
C
X2  
C
R
IN  
IN  
V
BIAS  
Figure 47. Narrow-Band Reactive Method for Input Coupling  
ADL5506  
A reactive match can also be implemented, as shown in Figure 47.  
This is not recommended at low frequencies because device  
tolerances dramatically vary the quality of the match due to the  
large input resistance. For low frequencies, the option shown in  
Figure 46 or Figure 48 is recommended.  
RFIN  
R
ATTN  
STRIPLINE  
C
C
C
R
IN  
IN  
V
BIAS  
In Figure 47, the matching components are drawn as general  
reactances. Depending on the frequency, the input impedance  
at that frequency and the availability of standard value components,  
either a capacitor or an inductor, is used. As in the previous  
case, the input impedance at a particular frequency is plotted on  
a Smith Chart and matching components are chosen (Shunt or  
Series L, or Shunt or Series C) to move the impedance to the center  
of the chart. Matching components for specific frequencies can be  
calculated using the Smith Chart (see Figure 17). Table 4 outlines  
the input impedances for some commonly used frequencies.  
Figure 48. Series Attenuation Method for Input Coupling  
Figure 48 shows a third method for coupling the input signal  
into the ADL5506 in applications where the input signal is  
larger than the input range of the log amp. A series resistor,  
connected to the RF source, combines with the input impedance of  
the ADL5506 to resistively divide the input signal being applied  
to the input. This has the advantage of very little power being  
tapped off in RF power transmission applications.  
Table 4. Input Impedance with 52.3 Ω Shunt for Select  
Frequency  
The impedance matching characteristics of a reactive matching  
network provide voltage gain ahead of the ADL5506, which  
increases device sensitivity (see Table 4). The voltage gain is  
calculated by  
Frequency  
(GHz)  
0.05  
0.1  
S11  
Impedance Ω  
Real  
Imaginary  
−0.031  
−0.033  
+0.007  
+0.282  
+0.329  
+0.312  
+0.096  
−0.305  
(Series)  
+0.0023  
−0.014  
−0.144  
−0.052  
+0.074  
+0.233  
+0.467  
+0.394  
50.14 − j3.10  
48.48 − j3.21  
37.37 − j0.51  
38.66 − j23.73  
45.89 − j34.09  
61.85 − j45.48  
131.91 − j32.64  
81.58 − j66.25  
R2  
0.9  
1.9  
2.2  
2.5  
3.0  
3.5  
Voltage GaindB 20log10  
R1  
where:  
R2 is the input impedance of the ADL5506.  
R1 is the source impedance to which the ADL5506 is being  
matched.  
Table 5. Raw Input Impedance for Select Frequency  
Note that this gain is only achieved for a perfect match. Component  
tolerances and the use of standard values tend to reduce gain.  
Frequency  
(GHz)  
0.1  
S11  
Impedance Ω  
Real  
Imaginary  
−0.251  
+0.714  
+0.397  
+0.639  
+0.699  
+0.407  
−0.099  
(Series)  
+0.838  
−0.206  
−0.571  
−0.284  
+0.077  
+0.564  
+0.602  
131.9 − j281.59  
11.41 − j36.33  
9.84 + j15.11  
12.42 + j31.05  
18.87 − j52.17  
72.70 + j114.52  
186.70 − j58.55  
0.9  
1.9  
2.2  
2.5  
3.0  
3.5  
Rev. A | Page 19 of 23  
 
 
 
 
 
ADL5506  
Data Sheet  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
Effect of Waveform Type on Intercept  
30MHz  
50MHz  
100MHz  
450MHz  
900MHz  
1900MHz  
2140MHz  
2700MHz  
3500MHz  
4500MHz  
Although specified for input levels in decibels relative to 1 mW  
(dBm), the ADL5506 fundamentally responds to voltage and  
not to power. A direct consequence of this characteristic is that  
input signals of equal rms power but differing crest factors,  
produce different results at the output of the log amplifier.  
The effect of differing signal waveforms is to shift the effective  
value of the intercept upwards or downwards. Graphically, this  
looks like a vertical shift in the transfer function of the log  
amplifier. The logarithmic slope, however, is not affected. For  
example, consider the case of the ADL5506 being alternately fed  
by an unmodulated sine wave and by a 64 QAM signal of the  
same rms power. The output voltage of the ADL5506 differs by  
the equivalent of 1.6 dB (31 mV) over the complete dynamic  
range of the device (with the output for a 64 QAM input being  
lower).  
–50  
–40  
–30  
–20  
(dBm)  
–10  
0
10  
P
IN  
Figure 49. VLOG vs. PIN over Frequency (30 MHz to 4500 MHz)  
1.2  
4.5GHz  
5GHz  
5.5GHz  
6GHz  
Figure 35 and Figure 38 shows the transfer function of the  
ADL5506 when driven by both an unmodulated sine wave and  
several different signal waveforms. For precision operation,  
calibrate the ADL5506 for each signal type that is driving it. To  
measure the rms power of a 64 QAM input, for example, add  
the millivolt equivalent of the decibel value of the intercept shift  
(18.5 mV/dB × 1.5 dB) to the output voltage of the ADL5506.  
1.0  
0.8  
0.6  
0.4  
0.2  
0
Temperature Drift at High Frequencies  
Figure 23 and Figure 27 show the log slope and error over  
temperature for a 3.5 GHz and 4.5 GHz input signal, respectively.  
Error due to drift over temperature consistently remains within  
0.5 dB for a temperature range of 0°C to 85°C. Temperatures  
below 0°C begin to exhibit error beyond 0.5 dB with error  
becoming no worse than −3 dB typical at −40°C. For all  
frequencies using a reduced temperature range, higher  
measurement accuracy is achievable.  
–50  
–40  
–30  
–20  
(dBm)  
–10  
0
10  
P
IN  
Figure 50. VLOG vs. PIN over Frequency (4.5 GHz to 6 GHz)  
Operation Above 4.5 GHz  
The ADL5506 works at high frequencies but exhibits slightly  
higher output voltage temperature drift, especially at cold  
temperatures as described in the Temperature Drift at High  
Frequencies section. Figure 49 and Figure 50 show VLOG vs. PIN  
over frequency from 30 MHz to 6 GHz. The ADL5506 exhibits  
a significant intercept shift, high power ripple, and a continued  
decrease of the slope, which all contribute to a decrease in  
dynamic range. The changes in performance that occur as  
frequency is increased is partly due to less energy transferring  
into the device and partly to the bandwidth limitation of the  
limiting amplifier stages.  
Rev. A | Page 20 of 23  
 
 
 
Data Sheet  
ADL5506  
VLOG Output Noise  
Figure 28 shows the response time when the ENBL pin is pulsed  
while having the VPOS pin connect to a 3.0 V supply and an RF  
signal applied at RFIN. The sharp pulse that is seen on VLOG  
preceding the actual response of the detectors, which happens  
approximately 0.5 µs later, is the power-up transient that occurs  
in the output stage. The upper voltage limit of these power-up  
transients is 2.25 V typical, for a 3.0 V supply. Ensure that these  
power-up transients do not overload the circuit that the VLOG  
pin drives.  
The ADL5506 VLOG output noise is shown in Figure 31 in the  
Typical Performance Characteristics section for Capacitor CFLT  
= open. Placing capacitance from CFLT to VLOG decreases the  
noise spectral density and the integrated noise. The choice of  
the CFLT value depends on the requirements pertaining to  
integrated noise and noise spectral density at a given frequency.  
Also, the value of CFLT directly controls the video bandwidth of  
the output, and thus controls the output response time to an RF  
pulse (see the VLOG Pulse Response Time section).  
Device Handling  
VLOG Pulse Response Time  
The wafer level chip scale package consists of solder bumps  
connected to the active side of the die. The device is lead-free with  
95.5% tin, 4.0% silver, and 0.5% copper solder bump composition.  
The WLCSP package can be mounted on printed circuit boards  
using standard surface-mount assembly techniques; however,  
take caution to avoid damaging the die. See the AN-617  
Application Note for additional information. WLCSP devices  
are bumped die, and exposed die can be sensitive to light  
conditions, which can influence specified limits.  
The ADL5506 VLOG output response for rise and fall times to a  
given RF input pulse is quickest for CFLT = open; that is, the only  
capacitance on the CFLT node is the internal capacitor. Adding  
off-chip capacitance from the CFLT pin to the VLOG pin decreases  
the video bandwidth and slows the output response to an RF  
input pulse. See the Filter Capacitor section for an approximate  
closed form equation for the VLOG video bandwidth.  
Rev. A | Page 21 of 23  
 
ADL5506  
Data Sheet  
EVALUATION BOARD  
Figure 51 shows the schematic of the ADL5506 evaluation board.  
The board is powered by a single supply in the 2.5 V to 5.5 V range.  
The power supply is decoupled by 100 pF and 0.1 μF capacitors.  
Enable the device by switching SW1 to the on position.  
LAND PATTERN AND SOLDERING INFORMATION  
Pad diameters of 0.20 mm are recommended with a solder  
mask opening of 0.30 mm. For the RF input trace, a trace width  
of 0.30 mm is used, which corresponds to a 50 ꢀ characteristic  
impedance for the dielectric material being used (FR4). All traces  
going to the pads are tapered down to 0.15 mm. For the RFIN  
line, the length of the tapered section is 0.20 mm.  
The RF input has a broadband match of 50 Ω using a single  
52.3 ꢀ resistor at R7. More precise matching at spot frequencies  
is possible (see the Input Coupling Options section).  
Table 6 details the various configuration options of the evaluation  
board. Figure 52 shows the layout of the evaluation board.  
SW1  
VP  
R4  
0  
C7  
(OPEN)  
(P1 – B6)  
R9  
(P1 – B8)  
R1  
VP  
R8  
R10  
P2  
ADL5506  
(OPEN)  
(OPEN) (OPEN) (OPEN)  
EN  
1
2
3
CFLT  
ENBL  
VLOG  
COMM  
6
5
4
C3  
(OPEN)  
R3  
0Ω  
VPOS  
VPOS  
RFIN  
VLOG  
R2  
C9  
0.1µF  
C2  
0.1µF  
C1  
100pF  
C4  
(OPEN)  
R5  
(OPEN)  
(OPEN)  
(P1 – B4)  
RFIN  
R7  
52.3Ω  
R6  
(OPEN)  
(P1 – A1, B1)  
VP  
C8  
(OPEN)  
C6  
100pF  
C5  
0.1µF  
(P1 – B12)  
Figure 51. Evaluation Board Schematic  
Figure 52. Layout of Evaluation Board, Component Side  
Table 6. Evaluation Board Configuration Options  
Component  
Description  
Default Condition  
VPOS, GND  
Ground and supply vector pins.  
Not applicable  
C1, C2, C5, C6,  
C7, C8, C9  
Power supply decoupling. Nominal supply decoupling of 0.1 μF and 100 pF.  
C1, C6 = 100 pF (Size 0402),  
C2, C5, C9 = 0.1 μF (Size 0402),  
C7 = C8 = open (Size 0805)  
R7  
RF input interface. The 52.3 Ω resistor at R7 combines with the ADL5506 internal input R7 = 52.3 Ω (Size 0402)  
impedance to give a broadband input impedance of around 50 Ω.  
C3, C4, R2, R3  
Output filtering. The combination of the internal 100 Ω output resistance and C4 produce  
a low-pass filter to reduce the output ripple of the VLOG output. The output can be  
scaled down using the resistor divider pads, R2 and R3.  
R3 = 0 Ω (Size 0402),  
R2 = open (Size 0402),  
C3, C4 = open (Size 0402)  
SW1, R4, R10, P2 Device enable. When SW1 is set to the on position, the ENBL pin is connected to the  
R4 = 0 Ω (Size 0402),  
supply and the ADL5506 is in enable mode. When SW1 I set to the off position, the ENBL R10 = open (Size 0402),  
pin is grounded (through the 0 Ω resistor), putting the device in power-down mode.  
SW1= on position,  
P2 = not installed  
P1, R1, R5, R6,  
R8, R9  
Alternate interface. The end connector, P1, allows access to various ADL5506 signals.  
These signal paths are only used during factory test and characterization.  
P1 = not installed,  
R1, R5, R6, R9 = open (Size 0402),  
R8 = open (Size 0805)  
Rev. A | Page 22 of 23  
 
 
 
 
 
Data Sheet  
ADL5506  
OUTLINE DIMENSIONS  
0.830  
0.790  
0.750  
BOTTOM VIEW  
(BALL SIDE UP)  
2
1
A
B
BALL A1  
IDENTIFIER  
1.230  
1.190  
1.150  
0.80  
REF  
C
0.40  
BSC  
TOP VIEW  
(BALL SIDE DOWN)  
0.40 BSC  
0.330  
0.300  
0.270  
0.560  
0.500  
0.440  
SIDE VIEW  
COPLANARITY  
0.05  
0.300  
0.260  
0.220  
0.230  
0.200  
0.170  
SEATING  
PLANE  
Figure 53. 6-Ball Wafer Level Chip Scale Package [WLCSP]  
(CB-6-14)  
Dimensions shown in millimeters  
ORDERING GUIDE  
Package  
Option  
Ordering  
Branding Quantity  
Model1  
Temperature Range Package Description  
ADL5506ACBZ-R7 −40°C to +85°C  
ADL5506-EVALZ  
6-Ball Wafer Level Chip Scale Package [WLCSP], 7” Tape and Reel CB-6-14  
Evaluation Board  
CE  
3,000  
1 Z = RoHS Compliant Part.  
©2013–2017 Analog Devices, Inc. All rights reserved. Trademarks and  
registered trademarks are the property of their respective owners.  
D11768-0-3/17(A)  
Rev. A | Page 23 of 23  
 
 

相关型号:

ADL5506ACBZ-R7

30 MHz to 4.5 GHz, 45 dB RF Detector
ADI

ADL5506WACBZ-R7

30 MHz to 4.5 GHz, 45 dB RF Detector
ADI

ADL5511

Envelope and TruPwr RMS Detector
ADI

ADL5511-EVALZ

Envelope and TruPwr RMS Detector
ADI

ADL5511ACPZ

DC to 6 GHz Envelope and TruPwr RMS Detector
ADI

ADL5511ACPZ-R7

Envelope and TruPwr RMS Detector
ADI

ADL5513

1 MHz to 4 GHz, 80 dB Logarithmic Detector/Controller
ADI

ADL5513-ACPZ-R2

1 MHz to 4 GHz, 80 dB Logarithmic Detector/Controller
ADI

ADL5513-ACPZ-R7

1 MHz to 4 GHz, 80 dB Logarithmic Detector/Controller
ADI

ADL5513-ACPZ-WP

1 MHz to 4 GHz, 80 dB Logarithmic Detector/Controller
ADI

ADL5513-EVALZ

1 MHz to 4 GHz, 80 dB Logarithmic Detector/Controller
ADI

ADL5513ACPZ-R2

1 MHz to 4 GHz, 80 dB Logarithmic Detector/Controller
ADI