SSM2161S [ADI]
6- and 4-Channel, Serial Input Master/Balance Volume Controls; 6和4通道，串行输入主/平衡音量控制
| 型号： | SSM2161S |
| 厂家： | 
ADI |
| 描述： | 6- and 4-Channel, Serial Input Master/Balance Volume Controls |
| 文件： | 总16页 (文件大小：431K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
6- and 4-Channel, Serial Input
Master/Balance Volume Controls
a
SSM2160/SSM2161
FEATURES
FUNCTIONAL BLOCK DIAGRAM
Clickless Digitally Controlled Level Adjustment
SSM2160: Six Channels
SSM2161: Four Channels
V+
POWER
SUPPLY AND
CH1 IN
V–
7-Bit Master Control Gives 128 Levels of Attenuation
5-Bit Channel Controls Give 32 Levels of Gain
Master/Channel Step Size Set by External Resistors
100 dB Dynamic Range
Automatic Power On Mute
Excellent Audio Characteristics:
0.01% THD+N
REFERENCE
GENERATOR
VCA
VCA
VCA
VCA
VCA
VCA
V
CH1 OUT
REF
5-BIT
CHANNEL
DAC
∑
∑
∑
∑
∑
∑
CH2 IN
0.001% IMD (SMPTE)
–90 dBu Noise Floor
–80 dB Channel Separation
90 dB SNR
Single and Dual Supply Operation
CH2 OUT
5-BIT
CHANNEL
DAC
CH3 IN
APPLICATIONS
Home Theater Receivers
Surround Sound Decoders
Circle Surround* and AC-3* Decoders
DSP Soundfield Processors
HDTV and Surround TV Audio Systems
Automotive Surround Sound Systems
Multiple Input Mixer Consoles and Amplifiers
CH3 OUT
5-BIT
CHANNEL
DAC
CH4 IN
CH4 OUT
5-BIT
CHANNEL
DAC
GENERAL DESCRIPTION
The SSM2160 and SSM2161 allow digital control of volume of
six and four audio channels, respectively, with a master level
control and individual channel controls. Low distortion VCAs
(Voltage Controlled Amplifiers) are used in the signal path. By
using controlled rate-of-change drive to the VCAs, the “click-
ing” associated with switched resistive networks is eliminated in
the Master control. Each channel is controlled by a dedicated
5-bit DAC providing 32 levels of gain. A master 7-bit DAC
feeds every control port giving 128 levels of attenuation. Step
sizes are nominally 1 dB and can be changed by external
resistors. Channel balance is maintained over the entire master
control range. Upon power-up, all outputs are automatically
muted. A three- or four-wire serial data bus enables interfacing
with most popular microcontrollers. Windows* software and an
evaluation board for controlling the SSM2160 are available.
CH5 IN
CH5 OUT
5-BIT
CHANNEL
DAC
CH6 IN
CH6 OUT
5-BIT
CHANNEL
DAC
CH SET
STEP SIZE
ADJUST
7-BIT
MASTER
DAC
MSTR SET
MSTR OUT
The SSM2160 can be operated from single supplies of +10 V to
+20 V or dual supplies from ±5 V to ±10 V. The SSM2161 can
be operated from single supplies of +8.5 V to +20 V (for
automotive applications) or dual supplies from ±4.25 V to
±10 V. An on-chip reference provides the correct analog
common voltage for single supply applications. Both models
come in P-DIP and SO packages. See the Ordering Guide for
more details.
CLK
SHIFT REGISTER
AND
ADDRESS
DECODER
DATA
LD
WRITE
*Circle Surround is a registered trademark of Rocktron Corporation.
AC-3 is a registered trademark of Dolby Labs, Inc. Windows is a regis-
tered trademark of Microsoft Corp.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
World Wide Web Site: http://www.analog.com
© Analog Devices, Inc., 1996
(VS = ؎6 V, TA = +25؇C, AV = 0 dB, fAUDIO = 1 kHz, fCLOCK
=
250 kHz, R = 10 k⍀, unless otherwise noted)
SSM2160/SSM2161–SPECIFICATIONS
L
Parameter
Symbol
Conditions
Min
Typ
Max Units
AUDIO PERFORMANCE
Noise floor
NFL
THD+N
V
IN = GND, BW= 20 kHz, AV = 0 dB1
–90
dBu
Total Harmonic Distortion + Noise
2nd & 3rd Harmonics Only, VOUT = 0 dBu2
AV = 0 dB
0.01
80
100
0.035 %
dB
Channel Separation
Dynamic Range
Any Channel to Another
NFL to Clip Point
dB
ANALOG INPUT
Maximum Level
Impedance
VIN max
ZIN
VS = ±10 V
Any Channel
1.8
V rms
kΩ
10
ANALOG OUTPUT
Maximum Level3
VS = ±10 V, All Conditions of Master
Attenuation and Channel Gain
1.8
50
V rms
Ω
mV
kΩ
Impedance
ZOUT
10
20
Offset Voltage
Minimum Resistive Load
Maximum Capacitive Load
RL min
CL max
10
pF
MASTER ATTENUATOR ERROR
Measured from Best Fit of All Channels
from 0 dB and –127 dB (or Noise Floor)
Channel Gain = 0 dB
AV = 0 dB
±0.5
±1.0
±2.0
±2.5
dB
dB
dB
dB
AV = –20 dB
AV = –40 dB
AV = –60 dB
Channel Gain = 0 dB
Channel Gain = 0 dB
Channel Gain = 0 dB
CHANNEL MATCHING
±1.0
dB
CHANNEL GAIN ERROR
AV = 0 dB
Master Attenuation = 0 dB
VIN = 0 dBu
±0.5
±1.0
±2.0
dB
dB
dB
AV = +10 dB
AV = +31 dB
MUTE ATTENUATION
VOLTAGE REFERENCE
–95
dB
VREF
(V +)+(V –)
Accuracy
Percent of
±5
%
2
Output Impedance
5
Ω
CONTROL LOGIC
Logic Thresholds
High (1)
Re: DGND
2.0
1
V
V
µA
kHz
Low (0)
Input Current
Clock Frequency
Timing Characteristics
0.8
±1
1000
See Timing Diagrams
POWER SUPPLIES
Voltage Range
SSM2160
VS
Single Supply
Dual Supply
No Load
+10
+8.5
± 5
+20
+20
±10
±10
28
V
V
V
V
SSM2161
SSM2160
SSM2161
Supply Current
V+, V–
±4.25
20
mA
NOTES
1Master = 0 dB; Channel = 0 dB.
2Input level adjusted accordingly. 0 dBu = 0.775 V rms.
3For other than ±10 V supplies, maximum is VS/4.
Specifications subject to change without notice.
REV. 0
–2–
SSM2160/SSM2161
Timing Characteristics
Timing
Symbol
Description
Min
Typ
Max
Units
tCL
tCH
tDS
tDH
tCW
tWC
tLW
tWL
tL
Input Clock Pulse Width, Low
Input Clock Pulse Width, High
Data Setup Time
200
200
50
75
100
50
50
50
250
250
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Data Hold Time
Positive CLK Edge to End of Write
Write to Clock Setup Time
End of Load Pulse to Next Write
End of Write to Start of Load
Load Pulse Width
tW3
Load Pulse Width (3-Wire Mode)
NOTES
1. An idle HI (CLK-HI) or idle LO (CLK-LO) clock may be used. Data is latched on the negative edge.
2. For SPI or microwire three-wire bus operation, tie LD to WRITE, and use WRITE pulse to drive both pins. (This generates an automatic internal load signal.)
3. If an idle HI clock is used, tCW and tWL are measured from the final negative transition to the idle state.
4. The first data byte selects an address (MSB HI), and subsequent MSB LO states set gain/attenuation levels. Refer to the Address/Data Decoding Truth Table.
5. Data must be sent MSB first.
0
CLK
1
1
DATA
D7
D6
D5
D4
D3
D2
D1
D0
0
1
WRITE
LD
0
1
0
tCH
tCL
1
0
CLK
tDS
tDH
1
0
1
0
1
0
DATA
WRITE
LD
D7
MSB
tWC
tCW
tL
tWL
tLW
Figure 1. Timing Diagrams
REV. 0
–3–
SSM2160/SSM2161
ABSOLUTE MAXIMUM RATINGS1
PIN CONFIGURATIONS
Supply Voltage
24-Lead Epoxy DIP and SOIC
Dual Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±18 V
Single . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +36 V
Logic Input Voltage . . . . . . . . . . . . . . . . . . . . . –0.3 V to +5 V
Operating Temperature Range . . . . . . . . . . . . . 0°C to +70°C
Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C
Junction Temperature Range . . . . . . . . . . . . –65°C to +165°C
Lead Temperature Range (Soldering, 60 sec) . . . . . . .+300°C
24
23
22
21
20
19
18
17
16
15
14
13
1
2
CH SET
MSTR OUT
MSTR SET
VOUT2
VIN2
V+
AGND
V
3
REF
4
VOUT1
VIN1
5
SSM2160
TOP VIEW
(Not to Scale)
6
VOUT3
VIN3
VOUT4
VIN4
ESD Ratings
7
883 (Human Body) Model . . . . . . . . . . . . . . . . . . . . . .2.5 kV
8
VOUT6
VIN6
VOUT5
VIN5
9
PACKAGE THERMAL INFORMATION
Package Type3
WRITE
LD
10
11
12
DATA
Units
JA
JC
CLK
DGND
V–
24-Pin Plastic P-DIP
24-Pin SOIC
20-Pin Plastic P-DIP
20-Pin SOIC
60
71
65
84
30
23
26
24
°C/W
°C/W
°C/W
°C/W
20-Lead Epoxy DIP and SOIC
NOTES
V+
1Absolute maximum ratings apply at +25°C unless otherwise noted.
1
2
20
19
18
17
16
CH SET
MSTR OUT
MSTR SET
VOUT2
2VS is the total supply span from V+ to V–.
AGND
3θJA is specified for the worst case conditions, i.e., for device in socket for P-DIP,
V
3
REF
packages and for device soldered onto a circuit board for SOIC packages.
VOUT1
VIN1
4
5
VIN2
SSM2161
TOP VIEW
(Not to Scale)
ORDERING GUIDE
VOUT3
VIN3
6
15 VOUT4
Temperature
Range
Package
Description
Package
Option
VIN4
7
14
13
12
11
Model
WRITE
8
DATA
CLK
9
LD
SSM2160P
SSM2160S
SSM2160S-REEL 0°C to +70°C
0°C to +70°C
0°C to +70°C
24-Lead Plastic DIP N-24
24-Lead SOL
24-Lead SOL
V–
DGND
10
R-24
R-24
SSM2161P
SSM2161S
0°C to +70°C
0°C to +70°C
20-Lead Plastic DIP N-20
20-Lead SOL
R-20
SSM2161S-REEL 0°C to +70°C
20-Lead SOL
R-20
REV. 0
–4–
SSM2160/SSM2161
PIN DESCRIPTIONS
S
SM2160 SSM2161
Pin No.
Pin No.
Name
Function
1
1
V+
V+ is the positive power supply pin. Refer to the Power Supply Connections section for more
information.
2
3
2
3
AGND
AGND is the internal ground reference for the audio circuitry. When operating the SSM2160
from dual supplies, AGND should be connected to ground. When operating from a single
supply, AGND should be connected to VREF, the internally generated voltage reference. AGND
may also be connected to an external reference. Refer to the Power Supply Connections section
for more details.
VREF
VREF is the internally generated ground reference for the audio circuitry obtained from a buffered
divider between V+ and V–. In a dual-supply application with the AGND pin connected to
ground, VREF should be left floating. In a single supply application, VREF should be connected to
AGND. Refer to the Power Supply Connections section for more details.
4
4
5
6
7
–
–
8
CH1 OUT
CH1 IN
Audio Output from Channel 1.
Audio Input to Channel 1.
Audio Output from Channel 3.
Audio Input to Channel 3.
Audio Output from Channel 5.
Audio Input to Channel 5.
5
6
CH3 OUT
CH3 IN
7
8
CH5 OUT
CH5 IN
9
10
WRITE
A logic LOW voltage enables the SSM2160 to receive information at the DATA input (Pin 15).
A logic HIGH applied to WRITE retains data at their previous settings. See Timing Diagrams.
Serves as CHIP SELECT.
11
12
13
9
LD
Loads the information retained by WRITE into the SSM2160 at logic LOW. See Timing
Diagrams.
10
11
V–
V– is the negative power supply pin. Connect to ground if using in a single supply application.
Refer to the Power Supply Connections section for more details.
DGND
DGND is the digital ground reference for the SSM2160. This pin should always be connected to
ground. All digital inputs, including WRITE, LD, CLK, and DATA are TTL input compatible;
drive currents are returned to DGND.
14
15
12
13
CLK
CLK is the clock input. It is positive edge triggered. See Timing Diagrams.
DATA
Channel and Master control information flows MSB first into the DATA pin. Refer to Address/
Data Decoding Truth Table, Figure 19, for information on how to control the VCAs.
16
17
18
19
20
21
22
–
CH6 IN
Audio Input to Channel 6.
Audio Output from Channel 6.
Audio Input to Channel 4.
Audio Output from Channel 4.
Audio Input to Channel 2.
Audio Output from Channel 2.
–
CH6 OUT
CH4 IN
14
15
16
17
18
CH4 OUT
CH2 IN
CH2 OUT
MSTR SET
MSTR SET is connected to the inverting input of an I-V converting op amp used to generate a
Master Control voltage from the Master Control DAC current output. A resistor connected
from MSTR OUT to MSTR SET reduces the step size of the Master control. See the Adjusting
Step Sizes section for more details. A 10 µF capacitor should be connected from MSTR OUT to
MSTR SET to eliminate the zipper noise in the Master control.
23
24
19
20
MSTR OUT
CH SET
MSTR OUT is connected to the output of the I-V converting op amp. See MSTR SET
description.
The step size of the Channel Control can be increased by connecting a resistor from CH SET to
V+. No connection to CH SET is required if the default value of 1 dB per step is desired. Mini-
mum of 10 Ω external resistor. See the Adjusting Step Sizes section for more details.
REV. 0
–5–
–Typical Performance Characteristics
SSM2160/SSM2161
0.5
0.1
10
1.0
T
= +25°C
T
V
V
R
C
= +25°C
= ±6V
A
A
V
= 10V
S
DUAL SUPPLY OPERATION
= SINEWAVE @ 1kHz
S
V
R
IN
= 10kΩ, C = 50pF
= 0dBu
= 10kΩ
= 50pF
IN
L
L
V
S
= 15V
1.0
0.1
V
±5V
=
L
L
S
MASTER/CHANNEL = 0dB
0.1
V
S
= 20V
V
S
= ±12V
V
S
= ±6V
0.01
0.01
0.001
T
= +25°C
A
SINGLE SUPPLY OPERATION
= SINEWAVE @ 1kHz
0.01
V
R
IN
= 10kΩ, C = 50pF
L
L
MASTER/CHANNEL = 0dB
0.001
0.01
0.005
0.05
–70
–60
–40
–20
0
10
20
1
10
1
10
0.1
0.1
GAIN – dB
INPUT VOLTAGE – Vrms
INPUT VOLTAGE – Vrms
Figure 2. THD vs. Gain
Figure 3. THD+N % vs. Amplitude
Figure 4. THD+N % vs. Amplitude
–40
–40
0.1
T
= +25°C
A
T
= +25°C
= ±6V
T
V
V
= +25°C
A
A
DUAL SUPPLY OPERATION
V
R
MASTER/CHANNEL = 0dB
LPF: < 22kHz
–50
–60
–50
–60
V
V
V
= ±6V
S
S
= 300mVrms@1kHz
IN
= 1Vrms @ 1kHz
= GND (NON SELECTED CH)
= 1Vrms @ 1kHz
IN
IN
= 10kΩ, C = 50pF
L
L
R
= 10kΩ, C = 50pF
IN
L
L
R
= 100kΩ, C = 50pF
L
L
–70
–70
LPF: < 22kHz
V
= ±12V
S
–80
–90
–80
–90
0.01
V
= ±6V
S
–100
–110
–120
–100
–110
–120
0.001
20
100
1k
FREQUENCY – Hz
10k 30k
20
100
1k
10k 30k
20
100
1k
FREQUENCY – Hz
10k 20k
FREQUENCY – Hz
Figure 5. THD+N % vs. Frequency
Figure 6. Channel Separation vs.
Frequency
Figure 7. Mute vs. Frequency
–60
T
V
V
= 25°C
= ±6V
A
–65
–70
S
= GND
IN
–75
–80
–85
–90
–95
–100
–105
–110
–70 –60 –40 –30 –20 –10
0
10 20 31 40
GAIN – dB
Figure 8. Noise vs. Gain
REV. 0
–6–
SSM2160/SSM2161
0
0
–10
0
–10
T
V
= 25°C
= ±12V
A
T
V
= 25°C
= ±12V
T
V
= 25°C
= ±12V
–10
–20
–30
–40
A
A
S
S
S
–20
–20
VIN = –31dBu @ 1kHz
= 100kΩ
VIN = –31dBu @ 1Hz
= 100KΩ
VIN = 0dBu @ 1kHz
= 100kΩ
R
–30
–30
L
R
L
R
L
MASTER = 0dB
CHANNEL = 31dB
–40
–40
MASTER = 0dB
CHANNEL = 0dB
MASTER = 20dB
CHANNEL = 0dB
–50
–60
–50
–50
–60
–60
–70
–70
–70
–80
–80
–80
–90
–90
–90
–100
–110
–120
–130
–100
–110
–120
–130
–140
–100
–110
–120
–130
–140
–140
0
2
4
6
8
10 12 14 16 18 20 22
0
2
4
6
8
10 12 14 16 18 20 22
0
2
4
6
8
10 12 14 16 18 20 22
FREQUENCY – kHz
FREQUENCY – kHz
FREQUENCY – kHz
Figure 9c. THD vs. Frequency (FFT)
Figure 9a. THS vs. Frequency (FFT)
9b. THD vs. Frequency (FFT)
–20
0.1
0
T
A
= 25°C
= ±12V
= 100kΩ
T
V
= +25°C
= ±12V
A
T
= +25°C
–10
–20
A
V
S
–30
–40
S
V
= ±6V ± 10%
S
R
SMPTE 4:1
IM-FREQ 60Hz/7kHz
R
L
LPF = <22kHz
–30
A
B
MASTER = 0dB
CHANNEL = +31dB
MASTER/CHANNEL = 0dB
MASTER = 0dB
CHANNEL = 0dB
= 100kΩ
L
–40
PSR–
0.010
0.001
–50
–50
–60
–60
–70
–70
–80
PSR+
A
–90
–100
–110
–120
–130
–140
–80
–90
B
–100
20
0.0001
100
1k
FREQUENCY – Hz
10k 30k
0.05
0.1
1
5
0
2
4
6
8
10 12 14 16 18 20 22
INPUT AMPLITUDE – Vrms
FREQUENCY – kHz
Figure 12. PSR vs. Frequency
Figure 10. SMPTE IM vs. Amplitude
V rms
Figure 11. Noise Floor FFT
25
24
23
22
21
20
19
18
17
16
15
±4 ±5 ±6 ±7 ±8 ±9 ±10 ±11 ±12 ±13
SUPPLY VOLTAGE – Volts
Figure 13. ISY vs. VS
REV. 0
–7–
SSM2160/SSM2161
APPLICATIONS INFORMATION
Dual Power Supplies
General
As shown in Figure 14, the AGND pin should be connected to
ground and VREF should be left floating. The digital ground pin,
DGND, should always be connected to ground for either single-
or dual-supply configurations. Pins 1 and 12 should each have
a 10 µF capacitor connected to ground, with a 0.1 µF capacitor
placed as close as possible to the SSM2160 device to help
reduce the effects of high frequency power supply noise. When
a switching power supply is used, or if the power supply lines
are noisy, additional filtering of the power supply lines may be
required.
The SSM2160 and SSM2161 are six and four channel volume
controls intended for multichannel audio applications. While
dual channel controls sufficed for “stereo” applications, the
rapidly emerging home theater “surround sound” and auto
sound venues demand both six and four channel high perfor-
mance controls. The following information applies equally to
the SSM2160 and SSM2161, except where noted. Line level
signals are fed to the six high impedance inputs. The system
microcontroller sets the gain of the six channels via a three or
four wire data bus. In a home theater receiver, the outputs may
be fed to the power amplifiers or buffered and connected to pre-
out/amp-in ports on the rear panel. Refer to Figure 17 for a
typical signal chain using the SSM2160. The Master control
serves the “Volume” control function, and the channel control
serves the “Balance” function. The six channel capability allows
complete control of the front left, front right, center, rear left,
rear right, and sub-bass audio channels.
1
V+
10µF
V+
+
SSM2160
0.1µF
2
AGND
V
REF
Power Supplies vs. Signal Levels
The SSM2160 can be operated from dual supplies from ±5 V to
±10 V and from single supplies from +10 V to +20 V. The
SSM2161 can be operated from dual supplies from ±4.25 V to
±10 V for automotive applications and from single supplies from
+8.5 V to +20 V. In order to keep power dissipation to a
minimum, use the minimum power supply voltages that will
support the maximum input and output signal levels. The peak-
to-peak output signal level must not exceed 1/4 of the total
power supply span, from V+ to V–. This restriction applies for all
conditions of input signal levels and gain/attenuation settings.
Table I shows supply voltages for several typical output signal
levels for both devices. An on-chip buffered voltage divider
provides the correct analog common voltage for single supply
applications.
12
13
V–
10µF
V–
0.1µF
+
DGND
Figure 14. Dual Supply Configuration
Single Power Supply
When a single supply is used, it is necessary to connect AGND
(Pin 2) to VREF (Pin 3) as shown in Figure 15. VREF supplies a
voltage midway between the V+ and V– pins from a buffered
resistive divider. When supplying this reference to stages ahead
of the SSM2160 (to eliminate the need for input dc blocking
capacitors, for example), the use of an additional external
buffer, as shown in Figure 16 may be necessary to eliminate any
noise pickup.
Table I. Signal Levels vs. Power Supplies
SSM2160
Max Output,
V rms (V p-p)
Max Output,
dBu
Single +VS Dual ؎ VS
1
V+
V+
10µF
0.9 (2.5)
1.1 (3.0)
1.3 (3.7)
1.8 (5.0)
+1.3
+3.0
+4.5
+7.3
10 V
12 V
15 V
20 V
±5 V
±6 V
±7.5 V
±10 V
+
SSM2160
0.1µF
2
3
AGND
V
REF
SSM2161
+
10µF
0.1µF
12
13
Max Output,
V rms (V p-p)
Max Output,
dBu
V–
Single +VS Dual ؎ VS
0.75 (2.1)
1.1 (3.0)
1.3 (3.7)
1.8 (5.0)
+1.0
+3.0
+4.5
+7.3
8.5 V
12 V
15 V
20 V
±4.25 V
±6 V
±7.5 V
±10 V
DGND
Figure 15. Single Supply Configuration
REV. 0
–8–
SSM2160/SSM2161
Digital Control Range Plan
1
2
The SSM2160 may be modelled as six ganged potentiometers
followed by individual programmable gain channel amplifiers, as
shown in Figure 18. In actuality, each channel’s signal level is
set by a VCA that can give gain or attenuation, depending upon
the control voltage supplied. The input potentiometers have a
maximum gain 0 dB (unity), a minimum gain of –127 dB, and
change in 1 dB steps. The channel amplifiers each have mini-
mum gain of 0 dB and a maximum gain of +31 dB and also
change in 1 dB steps. The data settings for the attenuation of
the master “potentiometer” and the channel “amplifier” are
shown in Table II.
V+
V+
10µF
+
SSM2160
0.1µF
CHnIN
AGND
REF
OUT
V
REF
3
+
10µF
0.1µF
12
V–
13
DGND
INPUT
0dB
MASTER
Figure 16. Single Supply Operation with VREF Buffer
OUTPUT
–127dB
Signal Chain Considerations
The SSM2160 is capable of providing an extremely wide control
range, from –127 dB of attenuation (limited only by the noise
floor) to +31 dB of gain. When configuring the system, the
SSM2160 should be in the signal chain where input signals allow
the minimum VCA gain to be used, thus ensuring the lowest
distortion operation. In consumer products, sources that
supply line level signals include FM/AM Tuner, Phono Preamp,
Cassette Deck, CD, Laserdisc, VCR, LINE, AUX and Micro-
phone Preamp. Figure 17 shows a typical application where the
SSM2160 has been placed between a surround-sound decoder
and the power amplification stages. This allows the user to
adjust both volume and balance between six speakers through the
use of the Master and Channel controls.
31dB 0dB
CHANNEL
Figure 18. Potentiometer Representation of SSM2160
(One Channel Only)
Table II. Master and Channel Control
Data
dB
Hex
Binary
Master
Min Atten
Max Atten
0
–127
7F
00
1111111
0000000
POWER AMPS
Channel Max Gain
Midgain
+31
+15
0
00
10
1F
00000
10000
11111
FM/AM TUNER
PHONO PREAMP
SURROUND
SOUND
DECODER
CASSETTE DECK
COMPACT DISK
LASER DISK
VCR
Min Gain
TO
SPEAKERS
MUX
SSM2160
MICROPHONE
When using Channel controls as balance controls, the center
would be with Channel = 10h (or 0Fh if desired). Increasing the
gain to the maximum would occur at Channel = 00h. Reducing
the gain to minimum would occur at Channel = 1Fh.
VOLUME AND
BALANCE
CONTROLS
LINE LEVEL INPUTS – STEREO PAIRS
Figure 17. Typical Signal Chain Using the SSM2160
MSB
LSB MSB
LSB
ADDRESS MODE
ADDRESS
DATA MODE
DATA
SELECTION
7-BIT MASTER DAC
1
1
1
1
1
1
1
1
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
0
0
0
0
0
0
0
5-BIT CHANNEL DAC 1
5-BIT CHANNEL DAC 2
5-BIT CHANNEL DAC 3
5-BIT CHANNEL DAC 4
5-BIT CHANNEL DAC 5
5-BIT CHANNEL DAC 6
NO DAC SELECTED
1
1
1
1
1
1
1
X
X
X
X
X
X
X
X
X
X
X
X
X = "DON'T CARE"
SHADED AREA IS DATA
0 = MUTE,
1 = UN-MUTE
Figure 19. Interface Characteristics, DAC Address/Data Decoding Truth Table
REV. 0
–9–
SSM2160/SSM2161
Serial Data Input Format
If unity overall gain is required from the SSM2160, there should
be no net gain between the master (loss) and channel (gain),
with both at their lowest attenuation position. Minimum
channel gain is recommended for minimum distortion.
The standard format for data sent to SSM2160 is an address
byte followed by a data byte. This is depicted in the truth table,
Figure 19. Two 8-bit bytes are required for each Master and
each of the six channel updates. The first byte sent contains the
address and is identified by the MSB being logic high. The
second byte contains the data and is identified by the MSB being
logic low. The 7 LSBs of the first data byte set the attenuation level
from 0 dB to –127 dB for the Master. The 5 LSBs of the byte set
the Channel gain levels from 0 dB to 31 dB.
R
M
R
, R , C
C
M
C
EXTERNAL
SUMMATION
RESISTOR
“R”
IN
MASTER
DAC
SIGNAL
OUT
Serial Data Control Inputs
i
SSM2160
The SSM2160 provides a simple 3- or 4-wire serial interface—
see the timing diagram in Figure 1. Data is presented to the
DATA pin and the serial clock to the CLK pin. Data may be
shifted in at rates up to 1 MHz (typically).
V+
I
SET
FS
CHANNEL
DAC
R
C
The shift register, CLK, is enabled when the WRITE input is
low. The WRITE thus serves as a Chip Select input; however,
the shift register contents are not transferred to the holding
register until the rising edge of LD. In most cases, WRITE and
LD will be tied together, forming a tradition 3-wire serial interface.
Figure 20. VCA Control Scheme
Control Range and Channel Tracking
Each Channel VCA is controlled by its own DAC’s output, plus
the control signal from the master DAC. This is shown in
Figure 21. Channel DACs are configured to increase the gain of
the VCA in 1 dB steps from zero to 31 dB. Thus, the midpoint
(15, or 16 if you prefer) should be chosen as the center setting
of the electronic balance controls. Since the master DAC feeds
all summation nodes, the attenuation of all VCAs simulta-
neously change from 0 dB to the noise floor.
To enable a data transfer, the WRITE and LD inputs are driven
logic low. The 8-bit serial data, formatted MSB first, is input on
the DATA pin and clocked into the shift register on the falling
edge of CLK. The data is latched on the rising edge of WRITE
and LD.
Table III. Input/Output Levels vs. Attenuation/Gain
Maximum Attenuation of all channels occurs when the Master is
set to –127 dB attenuation, and the Channel is set to 0 dB gain.
Input
Gain/Loss
Output
dBu mV rms Master Channel
Net dBu mV rms
Minimum Attenuation of all channels occurs when the Master is
set at 0 dB, and the Channel is set to +31 dB.
0
–31
–28
775
22
31
–31
0
0
31
31
31
0
31
31
0
0
3
775
775
1100
Once the channel to channel balance has been set, the Master
may be changed without changing the balance. This is shown
graphically in Figure 21.
Saturation Prevention
NET GAIN/ATTEN
Unlike a passive potentiometer, the SSM2160 can give up to
+31 dB of gain, thereby creating a potential for saturating the
VCAs, resulting in an undesirable clipping or overload condi-
tion. Careful choice of input signal levels and digital gain
parameters will eliminate the possibility. A few of the many
acceptable gain and attenuation settings that keep the signals
within the prescribed limits are shown in Table III. The
input and output levels are given in mV rms and dBu (0 dBu
= 0.775 V rms).
+31
+16
0
+31
+16
0
0 0 0 0 0
CHANNEL
GAIN
CHANNEL
GAIN
1 1 1 1 1
1 1 1 1 1 1
–16
–32
–48
–64
–80
–96
–112
+31
+16
0
0 0 0 0 0
MASTER
ATTENUATION
CHANNEL
GAIN
1 1 1 1 1
Line one of the table: the master is not allowed to have less than
–31 dB attenuation, and the channel is allowed +31 dB of gain.
Since the net gain is zero, there is no possibility of overload with
the expected maximum input signal.
NOISE FLOOR
–128 0 0 0 0 0 0
Line two of the table shows that input signal limited to –31 dBu
will allow +31 dB of Channel gain and 0 dB of Master attenua-
tion. With an input below –31 dBu, the output will never
exceed 0 dBu, so no overloading is possible.
Figure 21. Practical Control Range
Master/Channel Step Sizes
The details of the DAC control of the Channel VCAs is
depicted in Figure 20. A 7-bit current output DAC and an op
amp converts the digitally commanded master control level to
an analog voltage. A capacitor across the feedback resistor
limits the rate of change at the output to prevent clicking. A
5-bit DAC converts the digitally commanded channel control
level to a voltage via a resistor R. These two control signals sum
in resistor R and are fed to the channel VCA. Although we
Line Three of the table allows an input of –28 dBu, Master
attenuation of 0 dB, and 31 dB Channel gain. The output is a
maximum of 3 dBu (1.1 V rms), which is acceptable for power
supplies of ±6 V or more. So long as V p-p < VSUPPLY/4, there
will be no overloading (See Table I).
REV. 0
–10–
SSM2160/SSM2161
present the attenuation and gain as two separate items, in fact,
the VCA can be operated smoothly from a gain condition to an
attenuation. The master and channel step sizes default to 1 dB
in the absence of external components. The step sizes can be
changed by the addition of external resistors if finer resolution is
desired.
is connected between MSTR SET and MSTR OUT. There
could be some variation from lot to lot, so applications requiring
precise step size should include a fixed plus a trimmer to span
the calculated value ±25%. In this example, RC is not needed
as the default channel step size is already 1 dB. CH SET is left
floating. With this step size, the dynamic range of the master
control is:
Control Range vs. Step Size
Before adjusting step sizes from the standard 1 dB, consider the
effect on control range. The master control and the channel
control provide 1 dB step sizes, which may be modified by the
addition of external resistors. As the total number of steps is
unchanged, reduction of the step size results in less control
range. The range of the control is:
DNR = 0.5 × 127 dB = 63.5 dB
In this configuration, the maximum master volume is 0 dB,
while the minimum volume is –63.5 dB. Since the channel
volume can still provide 0 dB to 31 dB of gain, the total system
gain can vary between –63.5 dB and 32 dB. Note that a 0 dB
command setting to the master control always results in unity
gain, regardless of the step size.
Range = Step Size (dB) × (Number of Levels Used)
Since the master volume control operates from a 7-bit word, its
DAC has 128 levels (including 0). The channel volume control
DAC is a 5-bit input, so there are 32 levels for volume control
(including 0). As can be seen in Figure 21, the practical control
range is set by the noise floor. It can be advantageous to reduce
the master step size to give finer steps from zero attenuation
down to the noise floor.
Channel Step Size
The channel DACs’ full-scale current is set by an internal
resistor to the V+. By shunting this resistor, the full-scale
current, and therefore the step size, will increase. No provisions
are available for reducing the channel step size. To increase the
channel step size, place a resistor, RC, from CH SET to V+.
Note that a 0 dB setting for a channel will always give unity
gain, regardless of how large or small the step size is. This is
true for both the master and channel volume controls.
Reducing Master Step Size
To reduce the master step size, place a resistor, RM, between
MSTR SET and MSTR OUT. The master step size of the
master volume control will then become:
1.5
1.4
1.3
1.2
1.1
1.0
1700 XMASTER
1– XMASTER
RM
=
where, XMASTER is the desired master control step size in
decibels. See Figure 22 for practical values of RM. Note that
the step size for the master control can only be adjusted to less
than 1 dB. No resistor is required for the default value of 1 dB
per step. For larger step sizes, use digital control. Noninteger
dB step sizes can be obtained by using digital control and a
reduced step size.
1.0
0.8
0.6
0.4
0.2
0
1
2
3
10
10
10
R
CHAN
Figure 23. Channel Step Size vs. RC
Example: Modifying Channel Step Size
A channel step size of 1.3 dB is desired. From Figure 23 we see
that a 40 Ω resistor (approximately) connected from CH SET to
V+ is required. As this varies from lot to lot, the exact value
should be determined empirically, or a fixed resistor plus
trimmer potentiometer should be used. Take care not to short
Pin 24 to Pin 1 as damage will result.
Muting
The SSM2160 offers master and channel muting. On power
up, the master mute is activated, thus preventing any transients
from entering the signal path and possibly overloading amplifi-
ers down the signal path. Mute is typically better than –95 dB
relative to a 0 dBu input. Due to design limitations, the individual
channel muting results in increased signal distortion in the
unmuted channels. Users should determine if this condition is
acceptable in the particular application.
2
3
4
5
10
10
10
10
R
MASTER
Figure 22. Master Step Size vs. RM
Example: Modifying Master Step Size to 0.5 dB
A master step size of 0.5 dB is desired for the master control,
while a 1 dB step size is adequate for the channel control. Using
the above equation or Figure 22, RM is found to be 1700 Ω and
REV. 0
–11–
SSM2160/SSM2161
DC Blocking and Frequency Response
Load Considerations
All internal signal handling uses direct coupled circuitry.
Although the input and output dc offsets are small, dc blocking
is required when the signal ground references are different.
This will be the case if the source is from an op amp that uses
dual power supplies (i.e., ±6 V), and the SSM2160 uses a single
supply. If the signal source has the capability of operating with
an externally supplied signal, connect the VREF (Pin 3) to the
source’s external ground input either directly or through a
buffer as shown in Figure 16.
The output of each SSM2160 channel must be loaded with a
minimum of 10 kΩ. Connecting a load of less than 10 kΩ will
result in increased distortion and may cause excessive internal
heating with possible damage to the device. Capacitive loading
should be kept to less than 50 pF. Excessive capacitive loading
may increase the distortion level and may cause instability in the
output amplifiers. If your application requires driving a lower
impedance or more capacitive load, use a buffer as shown in
Figure 24.
The same consideration is applied to the load. If the load is
returned to AGND, no capacitor is required. When the
SSM2160 is operated from a single supply, there will be a dc
output level of +VS/2 at the output. This will require dc blocking
capacitors if driving a load referred to GND.
1/2 SSM2135
VOUT 1
CH1 OUT
SSM2160
When dc blocking capacitors are used at the inputs and outputs,
they form a high pass filter with the input and load resistance
both of which are typically 10 kΩ. To calculate the lower –3 dB
frequency of the high-pass filter formed by the coupling capacitor
and the input resistance, use the following formulas:
1/2 SSM2135
VOUT 6
CH6 OUT
Figure 24. Output Buffers to Drive Capacitive Loads
fC = 1/(2 π RC), or
C = 1/(2 π R fC)
Windows Software
Windows software is available to customers from Analog
Devices to interface the serial port of a PC (running Windows
3.1) with the SSM2160. Contact your sales representative for
details on obtaining the software. For more details, see the
Evaluation Board section.
where R is the typically 10 kΩ input resistance of the SSM2160
or the load resistance. C is the value of the blocking capacitor
when fC is known.
If a cutoff frequency of 20 Hz were desired, solving for C gives
0.8 µF for the input or output capacitor. A higher load imped-
ance will allow smaller output capacitors to give the same 20 Hz
cutoff. Note that the overall low-pass filter will be the cascade
of the two, so the response will be –6 dB at 20 Hz. A practical
and economical choice would be 1 µF/15 V electrolytics.
R *
C
V+
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
+
0.1µF
10µF
+
10µF
Signal/Noise Considerations and Channel “Center” Gain
The SSM2160 should be placed in the signal flow where levels
are high enough to result in low distortion and good SNR, but
not so high to require unusually high power supplies. In a
typical application, input and output signal levels will be in the
300 mV ± 200 mV rms range. This level is typically available
from internal and external sources. As previously mentioned,
the +31 dB of gain available in the VCA is usually used for
balancing the various channels and is usually set to +15 dB or
+16 dB in its “center” position. Due to the nature of VCAs’
performance vs. gain, the minimum gain that will allow balanc-
ing the channels should be used. If no balance function is
required, the channel gain should be set to 0 dB. Use the
lowest value of “centered” gain when less than the full balance
range is needed. For example, if only ±6 dB channel gain
variations were needed, the “center” could be set at +6 dB,
giving +6 dB ± 6 dB, rather than at +15 dB ± 6 dB. This
would result in improved S/N ratio and less distortion.
R
*
M
**
OUT
IN
OUT
CH 1
CH 2
CH 4
CH 6
IN
SSM2160
6
7
OUT
IN
OUT
IN
CH 3
CH 5
8
OUT
IN
OUT
IN
9
10
11
12
WRITE
LD
DATA
CLK
V–
10µF
0.1µF
+
**OPTIONAL SEE “STEP SIZE”
**TYPICAL 1–10µF: SEE “D.C. BLOCKING”
Figure 25. Typical Application Circuit (Dual Supply)
Digital Interface
Digital logic signals have fast rising and falling edges that can
easily be coupled into the signal and ground paths if care is not
taken with PC board trace routing, ground management, and
proper bypassing. In addition, limiting the high state logic
signal levels to 3.5 V will minimize noise coupling.
REV. 0
–12–
SSM2160/SSM2161
Controlling Stereo Headphones Level and Balance
CAUTION: As with all headphone applications, listening to
loud sounds can cause permanent hearing loss.
Figure 26 shows how the SSM2160 can be configured to drive a
stereo headphone output amplifier. Note that the minimum
load specification precludes driving headphones directly. This
example assumes that audio left and right signals are being fed
into Channels 1 and 2, respectively. Additional amplifiers could
be connected to the outputs to provide additional channels.
The master control will set the loudness, and the channel
controls will set the balance. The headphone amplifiers may be
connected to the same power supplies as the SSM2160. The
stereo audio signals are directly coupled to the noninverting
input of both op amps. Depending upon the headphones and
the signal levels, the optional R1 may be selected to provide
additional gain. The gain is determined by:
+5V
C2 100pF
1
V+
+
R
2
6kΩ
R *
1
2
AGND
500Ω
+5V
15µF*
LEFT
HEADPHONE
600Ω
4
150Ω
– 5V
CH1OUT
50kΩ
SSM2135-A
SSM2135-B
SSM2160
+5V
150Ω
21
15µF*
CH2OUT
RIGHT
HEADPHONE
600Ω
50kΩ
– 5V
6kΩ
–5V
12
R
2
V–
R *
1
500Ω
+
R2
AV =1+
R1
13
DGND
C2 100pF
As an example, suppose a high impedance headphone (600 Ω)
required a minimum of 25 mW to produce the desired loudness.
Further, suppose the system design made available an output
level from the SSM2160 of 300 mV. If the output were buffered
without gain and applied directly to the headphone, the power
would be:
*SEE TEXT FOR ALTERNATE VALUES
Figure 26. Headphone Output Amplifier Configuration
EVALUATION BOARD FOR THE SSM2160
The following information is to be used with the SSM2160
evaluation board, which simplifies connecting the part into
existing systems. Audio signals are fed in and out via standard
RCA-type audio connectors. A stereo headphone driver socket
is provided for the convenience of listening to Channels 1 and
2. Microsoft Windows software is available for controlling the
serial data bus of the SSM2160 via the parallel port driver
(LPT) of an IBM-compatible PC. The software may be
downloaded from the Analog Devices Internet web site at
http://WWW.ANALOG.COM, or by requesting a diskette from
Analog Audio marketing by faxing (408)727-1550. The demo
board comes complete with the necessary parallel port cable and
telephone type plug that mates with the evaluation board.
V 2
P =
R
(0.3)2
600
P =
= 0.15 mW
This is obviously too little power, so we solve the equation for
the voltage required to produce the desired power of 25 mW:
V = PR
V = 0.025 × 600 = 3.9 V rms
The gain of the amplifiers must then be:
Power Supplies
The demo board should be connected to ±6 V supplies for
initial evaluation. If other supply voltages are planned, they can
be subsequently changed. The power configuration on the
evaluation board is per Figure 14.
3.89
0.3
AV
=
= 13
R2
R1
AV =1+
R2
Signal Inputs and Outputs
=12
Input load impedances are approximately 10 kΩ, so the load on
the sources is relatively light. DC blocking capacitors are
provided on the evaluation board. The load impedance
connected to the outputs must be no less than 10 kΩ and no
more than 50 pF shunt capacitance. This enables driving short
lengths of shielded or twisted wire cable. If heavier loads must
be driven, use an external buffer as shown in Figure 25. Note
that 50 Ω isolation resistors are placed in series with each
SSM2160 output and may be jumpered if desired.
R1
R2 6000
R1=
=
= 500 Ω
12
12
If lower impedance headphones were used, say 30 Ω, the voltage
required would be 0.9 V rms, so a gain of 3 would suffice, thus
R1 = 2.5 kΩ and R2 = 5 kΩ.
The 100 pF capacitor, C2, in parallel with R2, creates a low-
pass filter with a cutoff above the audible range, reducing the
gain to high frequency noise. A small resistor within the
feedback loop protects the output stage in the event of a short
circuit at the headphone output but does not measurably reduce
the signal swing or loop gain. The dc blocking capacitor at the
output establishes a high pass filter with a –3 dB corner fre-
quency determined by the value of C1 and the headphone
impedance. With 600 Ω headphones, an output capacitor of 15
µF sets this corner at 20 Hz. Similarly, a 30 Ω headphone will
require 250 µF.
Digital Interface
The interconnecting cable provided has a DB25 male connector
for the parallel port of the PC and an RJ14 plug that connects to
the evaluation board. This cable is all that is required for the
computer interface.
Software Installation
If installing the software from a diskette, and using Windows
version 3.1 or later, select the RUN command from the FILE
menu of the Program Manager. In the command line, type
a:\setup and press return. If you downloaded the software to
REV. 0
–13–
SSM2160/SSM2161
your hard disk from the Analog Devices website to, say,
C:\SSM2160, on the command line type C:\SSM2160\SETUP
and press Return. The software will be automatically installed
and a SSM2160 start-up icon will be displayed. Double-click
the icon to start the application. Under the menu item “Port,”
select the parallel port that is assigned to the connector used on
your PC if different from the default LPT1.
Channel Volume
Each of the channel fader controls can be set to one of 32 levels
of gain, from 0 dB to +31 dB. See master volume above for details.
Channel Mute
Same function as Master Mute but on a channel basis. Due to
the design limitations, muting an individual channel results in
an increased distortion level of the unmuted channels. Users
must determine if this condition is acceptable in their application.
Windows Control Panel
The control panel contains all the functions required to control
the SSM2160, and each feature will be described below. A
mouse is needed to operate the various controls. It is possible
to overload the VCA (Voltage Controlled Amplifier) by incor-
rect input levels, master and control settings. If you have not
read the sections of the data sheet regarding control planning,
do so now. While no damage will occur to the SSM2160, the
results will be unpredictable.
Channel Balance
The channel balance fader adjusts all channels over their range
without affecting the master volume setting. Relative channel
differences will be maintained until the top or the bottom of the
range is reached. The master volume fader does the same function
as this fader, which was made available for evaluation convenience.
Fades
Both master and channel fades can be achieved by pressing the
“MEM 1” button when levels are at a desired starting position
and the “MEM 2” button at the desired ending position. “Fade”
controls individual channels and “Master Fade,” the master
volume. “Fade Time” sets timing from 0.1 (fastest) to 9.9
(slowest). Press “Fade” to commence operation. If “Fade” is
pressed again, a fade back to the starting point will occur. The
“Jump” button causes a direct jump to the opposite memory
position.
Master Volume
The master volume fader controls the 7-bit word that deter-
mines the attenuation level. There are 128 levels (27) that range
from zero dB attenuation through –127 dB attenuation. To
change the level, simply click the up or down arrows or click in
the space directly above or below the fader “knob,” or “drag”
the knob up or down to its desired position. (Drag refers to
placing the screen cursor arrowhead on the control, pressing and
holding the left mouse button while moving the arrow to the
desired position.)
Halt
“Halt” is a software interrupt in case of a problem, or to stop a
long fade time.
Master Mute
Below the master volume fader is the Master Mute button.
Click this button to mute all channels. Clicking it again will
unmute all channels. The application defaults to MUTE when
started. Mute reduces outputs to approximately –95 dB below
inputs up to 0 dBu.
Update
Data currently on display is resent to the SSM2160. This is
useful when parts are being substituted in the evaluation board,
or when the interface cable is changed.
Should you have any questions regarding the evaluation board
or the SSM2160, please contact the Analog Audio group
applications specialist at (408)562-7520.
REV. 0
–14–
SSM2160/SSM2161
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
SSM2160
24-Lead SOL
24-Lead Plastic DI P
(N-24)
(R-24)
0.6141 (15.60)
0.5985 (15.20)
1.275 (32.30)
1.125 (28.60)
24
1
13
0.280 (7.11)
0.240 (6.10)
24
13
12
12
0.325 (8.25)
0.195 (4.95)
0.115 (2.93)
0.300 (7.62)
PIN 1
0.060 (1.52)
0.015 (0.38)
0.210
(5.33)
MAX
1
0.150
(3.81)
MIN
0.200 (5.05)
0.125 (3.18)
PIN 1
0.1043 (2.65)
0.0926 (2.35)
0.015 (0.381)
0.008 (0.204)
0.0291 (0.74)
0.0098 (0.25)
x 45°
0.100 (2.54)
BSC
0.022 (0.558)
0.014 (0.356)
0.070 (1.77) SEATING
PLANE
0.045 (1.15)
0.0500 (1.27)
0.0157 (0.40)
8°
0°
0.0500
(1.27)
BSC
0.0192 (0.49)
0.0118 (0.30)
0.0040 (0.10)
SEATING
PLANE
0.0125 (0.32)
0.0138 (0.35)
0.0091 (0.23)
SSM2161
20-Lead SOL
(R-20)
20-Lead Plastic DIP
(N-20)
0.5118 (13.00)
0.4961 (12.60)
1.060 (26.90)
0.925 (23.50)
20
11
20
11
0.280 (7.11)
0.240 (6.10)
1
10
0.325 (8.25)
0.195 (4.95)
0.300 (7.62)
PIN 1
0.060 (1.52)
0.015 (0.38)
0.115 (2.93)
0.210 (5.33)
MAX
1
10
0.130
(3.30)
MIN
0.160 (4.06)
0.115 (2.93)
PIN 1
0.1043 (2.65)
0.0926 (2.35)
0.0291 (0.74)
0.015 (0.381)
0.008 (0.204)
x 45°
SEATING
PLANE
0.100
(2.54)
BSC
0.070 (1.77)
0.045 (1.15)
0.022 (0.558)
0.014 (0.356)
0.0098 (0.25)
0.0500 (1.27)
0.0157 (0.40)
8°
0°
0.0500
(1.27)
BSC
0.0192 (0.49)
0.0118 (0.30)
0.0040 (0.10)
SEATING
PLANE
0.0125 (0.32)
0.0091 (0.23)
0.0138 (0.35)
REV. 0
–15–
–16–
相关型号：
©2020 ICPDF网 联系我们和版权申明