MTE1D0N04F7T [CYSTEKEC]
N-Channel Enhancement Mode Power MOSFET;型号: | MTE1D0N04F7T |
厂家: | CYSTECH ELECTONICS CORP. |
描述: | N-Channel Enhancement Mode Power MOSFET |
文件: | 总9页 (文件大小:568K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Spec. No. : C048F7T
Issued Date : 2017.02.16
Revised Date : 2017.02.22
Page No. : 1/9
CYStech Electronics Corp.
N-Channel Enhancement Mode Power MOSFET
MTE1D0N04F7T
BVDSS
40V
ID @VGS=10V, TC=25°C
RDSON(TYP) @ VGS=10V, ID=50A
172A
0.78mΩ
Features
• Simple Drive Requirement
• Fast Switching Characteristic
• RoHS compliant package
Symbol
Outline
MTE1D0N04F7T
TO-263-7L-4C
G:Gate D:Drain S:Source
Ordering Information
Device
Package
Shipping
800 pcs / Tape & Reel
TO-263-7L-4C
(Pb-free lead plating and RoHS compliant package)
MTE1D0N04F7T-0-T7-X
Environment friendly grade : S for RoHS compliant products, G for RoHS compliant
and green compound products
Packing spec, T7 : 800 pcs / tape & reel, 13” reel
Product rank, zero for no rank products
Product name
MTE1D0N04F7T
CYStek Product Specification
Spec. No. : C048F7T
Issued Date : 2017.02.16
Revised Date : 2017.02.22
Page No. : 2/9
CYStech Electronics Corp.
Absolute Maximum Ratings (TC=25°C, unless otherwise noted)
Parameter
Symbol
Limits
Unit
V
Drain-Source Voltage
Gate-Source Voltage
VDS
VGS
40
±30
294
208
172
Continuous Drain Current @ TC=25°C(silicon limit)
Continuous Drain Current @ TC=100°C(silicon limit)
Continuous Drain Current @ TC=25°C(package limit) (Note 1)
ID
A
Pulsed Drain Current
(Note 3)
(Note 2)
(Note 2)
(Note 3)
(Note 4)
(Note 1)
(Note 1)
(Note 2)
(Note 2)
IDM
999
29.2
23.4
100
2664
250
125
2
1.3
Continuous Drain Current @ TA=25°C
Continuous Drain Current @ TA=70°C
Avalanche Current @L=0.1mH
IDSM
IAS
EAS
Avalanche Energy @ L=1mH, ID=73A, VDD=30V
mJ
W
TC=25°C
TC=100°C
Power Dissipation
PD
TA=25°C
Power Dissipation
PDSM
TA=70°C
Operating Junction and Storage Temperature
Tj, Tstg
-55~+175
°C
Thermal Data
Parameter
Thermal Resistance, Junction-to-case, max
Thermal Resistance, Junction-to-ambient, max, (Note 2)
Symbol
RθJC
RθJA
Value
0.6
62.5
Unit
°C/W
°
.
Note : 1 The power dissipation PD is based on TJ(MAX)=175 C, using junction-to-case thermal resistance, and is more useful
in setting the upper dissipation limit for cases where additional heatsinking is used.
.
2 The value of RθJA is measured with the device mounted on 1 in²FR-4 board with 2 oz. copper, in a still air environment
°
with TA=25 C. The power dissipation PDSM is based on RθJA and the maximum allowed junction
temperature of 150°C. The value in any given application depends on the user’s specific board design, and the
maximum temperature of 175°C may be used if the PCB allows it.
°
.
3 Pulse width limited by junction temperature TJ(MAX)=175 C. Ratings are based on low frequency and low duty cycles
to keep initial TJ=25°C.
4. 100% tested by conditions of L=1mH, IAS=50A, VGS=10V, VDD=30V.
5. The static characteristics are obtained using <300μs pulses, duty cycle 0.5% maximum.
6. The RθJA is the sum of thermal resistance from junction to case RθJC and case to ambient.
MTE1D0N04F7T
CYStek Product Specification
Spec. No. : C048F7T
Issued Date : 2017.02.16
Revised Date : 2017.02.22
Page No. : 3/9
CYStech Electronics Corp.
Characteristics (TC=25°C, unless otherwise specified)
Symbol
Static
Min.
Typ.
Max.
Unit
Test Conditions
BVDSS
VGS(th)
GFS
40
2.0
-
-
-
4.0
-
VGS=0V, ID=250μA
VDS = VGS, ID=250μA
VDS =10V, ID=20A
V
-
-
-
-
-
50.4
-
-
-
S
nA
±
100
1
±
IGSS
VGS= 30V, VDS=0V
VDS =32V, VGS =0V
VDS =32V, VGS =0V, Tj=125°C
VGS =10V, ID=50A
IDSS
μA
25
1.1
Ω
m
*RDS(ON)
Dynamic
*Qg
0.78
-
-
-
-
-
-
-
-
-
-
-
246.6
54
-
-
-
-
-
-
-
-
-
-
-
nC
ID=20A, VDS=20V, VGS=10V
*Qgs
*Qgd
*td(ON)
*tr
*td(OFF)
*tf
Ciss
Coss
Crss
Rg
70.7
61.2
43.4
132.8
36.2
12080
1323
607
Ω
ns
VDS=20V, ID=20A, VGS=10V, RG=1
pF
VGS=0V, VDS=30V, f=1MHz
f=1MHz
Ω
1.4
Source-Drain Diode
*IS
*ISM
*VSD
*trr
-
-
-
-
-
-
-
172
999
1.2
-
A
0.74
45.9
55.7
V
ns
nC
IS=20A, VGS=0V
IF=20A, VGS=0V, dIF/dt=100A/μs
*Qrr
-
*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%
MTE1D0N04F7T
CYStek Product Specification
Spec. No. : C048F7T
Issued Date : 2017.02.16
Revised Date : 2017.02.22
Page No. : 4/9
CYStech Electronics Corp.
Typical Characteristics
Brekdown Voltage vs Ambient Temperature
Typical Output Characteristics
1.4
1.2
1
250
200
10V, 9V, 8V, 7V, 6V
5V
150
100
50
0.8
0.6
0.4
I =250 A,
μ
GS=0V
D
4.5V
V
VGS=4V
0
-75 -50 -25
0 25 50 75 100 125 150 175 200
Tj, Junction Temperature(°C)
0
1
2
3
4
5
VDS, Drain-Source Voltage(V)
Static Drain-Source On-State resistance vs Drain Current
Reverse Drain Current vs Source-Drain Voltage
10
1.2
1
0.8
0.6
0.4
0.2
Tj=25°C
VGS=7V
1
VGS=10V
Tj=150°C
0.1
1
10
100
1000
0
4
8
12
16
20
ID, Drain Current(A)
IDR, Reverse Drain Current(A)
Drain-Source On-State Resistance vs Junction Tempearture
Static Drain-Source On-State Resistance vs Gate-Source
Voltage
5
3
VGS=10V, ID=50A
2.5
2
ID=50A
4
3
2
1
0
1.5
1
0.5
0
RDS(ON)@Tj=25°C :0.78mΩ typ.
-75 -50 -25
0
25 50 75 100 125 150 175 200
0
2
4
6
8
10
VGS, Gate-Source Voltage(V)
Tj, Junction Temperature(°C)
MTE1D0N04F7T
CYStek Product Specification
Spec. No. : C048F7T
Issued Date : 2017.02.16
Revised Date : 2017.02.22
Page No. : 5/9
CYStech Electronics Corp.
Typical Characteristics(Cont.)
Threshold Voltage vs Junction Tempearture
Capacitance vs Drain-to-Source Voltage
1.4
1.2
1
100000
10000
1000
Ciss
ID=1mA
0.8
0.6
0.4
0.2
C
oss
ID=250μA
Crss
100
-75 -50 -25
0
25 50 75 100 125 150 175 200
0
5
10
15
20
25
30
VDS, Drain-Source Voltage(V)
Tj, Junction Temperature(°C)
Forward Transfer Admittance vs Drain Current
Gate Charge Characteristics
100
10
10
8
6
4
2
0
VDS=15V
VDS=20V
1
VDS=10V
Pulsed
0.1
0.01
Ta=25°C
ID=20A
0
30 60 90 120 150 180 210 240 270 300
Total Gate Charge---Qg(nC)
0.001
0.01
0.1
1
10
100
ID, Drain Current(A)
Maximum Drain Current vs Case Temperature
Silicon Limit
Maximum Safe Operating Area
350
300
250
200
150
100
50
10000
1000
100
10
RDS(ON)
Limited
10 s
μ
100 s
μ
1ms
Package Limit
10ms
TC=25°C, Tj=175°C,
JC
100ms
DC
VGS=10V, R =0.6°C/W
θ
JC
VGS=10V, Rθ =0.6°C/W
Single Pulse
0
1
25
50
75
100 125 150 175 200
0.1
1
10
100
1000
V
DS, Drain-Source Voltage(V)
TC, Case Temperature(°C)
MTE1D0N04F7T
CYStek Product Specification
Spec. No. : C048F7T
Issued Date : 2017.02.16
Revised Date : 2017.02.22
Page No. : 6/9
CYStech Electronics Corp.
Typical Characteristics(Cont.)
Typical Transfer Characteristics
Single Pulse Maximum Power Dissipation
250
200
150
100
50
3000
2500
2000
1500
1000
500
VDS=10V
TJ(MAX)=175°C
TC=25°C
R
JC=0.6°C/W
θ
0
0
1E-05 0.0001 0.001 0.01
0.1
1
10
0
1
2
4
6
8
10
VGS, Gate-Source Voltage(V)
Pulse Width(s)
Transient Thermal Response Curves
D=0.5
0.2
0.1
JC
JC
1.Rθ (t)=r(t)*Rθ
0.1
1
2
2.Duty Factor, D=t /t
JM
C
DM
JC
3.T -T =P *Rθ (t)
0.05
0.02
0.01
JC
4.Rθ =0.6 °C/W
0.01
Single Pulse
0.001
0.00001
0.0001
0.001
0.01
0.1
1
10
t1, Square Wave Pulse Duration(s)
MTE1D0N04F7T
CYStek Product Specification
Spec. No. : C048F7T
Issued Date : 2017.02.16
Revised Date : 2017.02.22
Page No. : 7/9
CYStech Electronics Corp.
Reel Dimension
Carrier Tape Dimension
MTE1D0N04F7T
CYStek Product Specification
Spec. No. : C048F7T
Issued Date : 2017.02.16
Revised Date : 2017.02.22
Page No. : 8/9
CYStech Electronics Corp.
Recommended wave soldering condition
Product
Peak Temperature
Soldering Time
5 +1/-1 seconds
Pb-free devices
260 +0/-5 °C
Recommended temperature profile for IR reflow
Profile feature
Average ramp-up rate
(Tsmax to Tp)
Sn-Pb eutectic Assembly
Pb-free Assembly
3°C/second max.
3°C/second max.
Preheat
−Temperature Min(TS min)
−Temperature Max(TS max)
−Time(ts min to ts max)
Time maintained above:
−Temperature (TL)
− Time (tL)
100°C
150°C
150°C
200°C
60-120 seconds
60-180 seconds
183°C
60-150 seconds
240 +0/-5 °C
217°C
60-150 seconds
260 +0/-5 °C
Peak Temperature(TP)
Time within 5°C of actual peak
temperature(tp)
10-30 seconds
20-40 seconds
Ramp down rate
6°C/second max.
6°C/second max.
6 minutes max.
8 minutes max.
Time 25 °C to peak temperature
Note : All temperatures refer to topside of the package, measured on the package body surface.
MTE1D0N04F7T
CYStek Product Specification
Spec. No. : C048F7T
Issued Date : 2017.02.16
Revised Date : 2017.02.22
Page No. : 9/9
CYStech Electronics Corp.
TO-263-7L-4C Dimension
Marking :
CYS
Device Name
Date Code
E1D0N04
□□□□
Style : Pin 1. Gate
Pin 2, 3, 5, 6, 7 : Source
7-Lead Plastic Surface Mounted TO-263-7L Package
CYStek Package Code : F7T
Date Code : (From left to right)
First Code : Year code, the last digit of Christinr year. For example, 2014→4, 2015→, 2016→6, …, etc.
Second Code : Month code, Jan→A, Feb→B, Mar→C, Apr→D, May→E, Jun→F, Jul→G, Aug→H, Sep→J,
Oct→K, Nov→L, Dec→M
Third and fourth codes : production serial number, 01~99
*:Typical
Millimeters
Inches
Min.
Millimeters
Min.
Inches
DIM
DIM
Max.
0.1791
0.0551
0.1004
0.0098
0.0276
0.0331
0.0236
0.3720
-
Max.
4.55
1.40
2.55
0.25
0.70
0.84
0.60
9.45
-
Min.
Max.
Min.
9.80
Max.
10.20
A
A1
A2
A3
b
0.1673
0.0472
0.0886
0.0004
0.0197
0.0228
0.0157
0.3563
0.2717
4.25
1.20
2.25
0.01
0.50
0.58
0.40
9.05
6.90
E
e
0.3858
0.4016
0.0500 BSC
1.27 BSC
E5
H
0.2854
0.5768
0.0315
0.0945
0.0335
-
7.25
14.65
0.80
2.40
0.85
-
0.6043
0.0472
0.1181
0.0453
15.35
1.20
3.00
1.15
H2
L
b1
c
L1
L4
θ
D
0.0098 BSC
0.25 BSC
2°
8°
2°
8°
D4
Notes : 1.Controlling dimension : millimeters.
2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.
Material :
• Lead : Pure tin plated.
• Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0.
Important Notice:
• All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
• CYStek reserves the right to make changes to its products without notice.
• CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.
• CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.
MTE1D0N04F7T
CYStek Product Specification
相关型号:
©2020 ICPDF网 联系我们和版权申明