DS2430AP+ [DALLAS]
256-Bit 1-Wire EEPROM; 256位的1-Wire EEPROM
| 型号： | DS2430AP+ |
| 厂家： | 
DALLAS SEMICONDUCTOR |
| 描述： | 256-Bit 1-Wire EEPROM |
| 文件： | 总16页 (文件大小：699K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
DS2430A
256-Bit 1-Wire EEPROM
www.maxim-ic.com
FEATURES
PIN ASSIGNMENT
256-bit Electrically Erasable Programmable
Read Only Memory (EEPROM) plus 64-bit
one-time programmable application register
Unique, factory-lasered and tested 64-bit
registration number (8-bit family code + 48-bit
serial number + 8-bit CRC tester) assures
absolute identity because no two parts are alike
Built-in multidrop controller ensures
compatibility with other MicroLAN products
EEPROM organized as one page of 32 bytes
for random access
TO-92
TSOC PACKAGE
DALLAS
DS2430A
1
2
3
6
5
4
TOP VIEW
3.7mm x 4.0mm x 1.5mm
SIDE VIEW
See Mech.
Drawing Section
Reduces control, address, data, and power to a
single data pin
2
3
4
3
Directly connects to a single port pin of a
microprocessor and communicates at up to
16.3kbits per second
8-bit family code specifies DS2430A
communication requirements to reader
Presence detector acknowledges when reader
first applies voltage
Low cost TO-92 or 6-pin TSOC and Flip Chip
surface mount package
Reads and writes over a wide voltage range of
2.8V to 6.0V from -40°C to +85°C
2430A
rrd#xx
1 2 3
1
2
Flip Chip, Top View
with Laser Mark,
BOTTOM VIEW
See Mech.
Drawings Section
Contacts Not Visible.
“rrd” = Revision/Date
#xx = Lot Number
See 56-G7016-001 for
package outline.
NOTE: The leads of TO-92 packages on tape-
and-reel are formed to approximately 100 mil
(2.54 mm) spacing. For details refer to drawing
56-G0006-003.
ORDERING INFORMATION
DS2430A
TO-92 Pacge
DS2430AP
DS2430A/T&R
6-pin TSOC Package
TO-2 Package, Tape & Reel
DS2430AP/T&R SOC Package, Tape & Reel
PIN DESCRIPTION
DS2430A+
O-92 Package
TO-92
Ground
Data
TSOC
Ground
Data
NC
Flip Chip
Ground
Data
NC
NC
DS2430AP+
DS2430A+T&R
6-pin TSOC Package
TO-92 Package, Tape & Reel
Pin 1
Pin 2
Pin 3
Pin 4
Pin 5
Pin 6
DS2430AP+TR TSOC Package, Tape & Reel
NC
DS2430AX
DS2430AX-S
Flip Chip, 10k Tape & Reel
Flip Chip, 2.5k Tape & Reel
––––
––––
––––
NC
NC
NC
––––
––––
+ Indicates lead-free compliance.
1 of 16
080807
DS2430A
DESCRIPTION
The DS2430A 256-bit 1-Wire EEPROM identifies and stores relevant information about the product to
which it is associated. This lot or product specific information can be accessed with minimal interface, for
example a single port pin of a microcontroller. The DS2430A consists of a factory-lasered registration
number that includes a unique 48-bit serial number, an 8-bit CRC, and an 8-bit Family Code (14h) plus
256 bits of user-programmable EEPROM and a 64-bit one-time programmable application register. The
power to read and write the DS2430A is derived entirely from the 1-Wire® communication line. Data is
transferred serially via the 1-Wire protocol, which requires only a single data lead and a ground return.
The 48-bit serial number that is factory-lasered into each DS2430A provides a guaranteed uniqdentity
that allows for absolute traceability. The TO-92 and TSOC packages provide a compact enclosure that
allows standard assembly equipment to handle the device easily for attachment to printed circuit boards
or wiring. Typical applications include storage of calibration constants, board identificion, and product
revision status.
OVERVIEW
The block diagram in Figure 1 shows the relationships between the major contol and memory sections of
the DS2430A. The DS2430A has four main data components: 1) 64bit lasered ROM, 2) 256-bit
EEPROM data memory with scratchpad, 3) 64-bit one-time programable application register with
scratchpad and 4) 8-bit status memory. The hierarchical structure othe 1-Wire protocol is shown in
Figure 2. The bus master must first provide one of the four ROM Function Commands: 1) Read ROM, 2)
Match ROM, 3) Search ROM, 4) Skip ROM. The protocol required for these ROM Function Commands
is described in Figure 8. After a ROM Function Commanis successfully executed, the memory
functions become accessible and the master can provide any one of the four memory function commands.
The protocol for these memory function commands is dcribed in Figure 6. All data is read and written
least significant bit first.
64-BIT LASERED ROM
Each DS2430A contains a unique ROM code that is 64 bits long. The first 8 bits are a 1-Wire family code
(14h). The next 48 bits are a unique serial number. The last 8 bits are a CRC of the first 56 bits. (Figure
3). The 1-Wire CRC is generated using a olynomial generator consisting of a shift register and XOR
gates as shown in Figure 4. The polynomial is X8 + X5 + X4 + 1. Additional information about the Dallas
1-Wire Cyclic Redundancy Check is available in Application Note 27. The shift register bits are
initialized to 0. Then starting with the least significant bit of the family code, one bit at a time is shifted
in. After the 8th bit of the family code has been entered, then the serial number is entered. After the 48th
bit of the serial number has beentered, the shift register contains the CRC value. Shifting in the 8 bits
of CRC should return the shift register to all 0s.
1-Wire and iButton are registered trademarks of Dallas Semiconductor.
2 of 16
DS2430A
DS2430A BLOCK DIAGRAM Figure 1
3 of 16
DS2430A
HIERARCHICAL STRUCTURE FOR 1-WIRE PROTOCOL Figure 2
64-BIT LASERED ROM Figure 3
8-Bit CRC Code
48-Bit Serial Number
8-Bit Family Code (14H)
LSB MSB LSB
MSB
LSB MSB
1-WIRE CRC GENERATOR Figure 4
Polynomial = X8 + X5 + X4 + 1
4 of 16
DS2430A
MEMORY
The memory of the DS2430A consists of three separate sections, called data memory, application
register, and status register (Figure 5). The data memory and the application register each have its own
intermediate storage area called scratchpad that acts as a buffer when writing to the device. The data
memory can be read and written as often as desired. The application register, however, is one-time
programmable only. Once the application register is programmed, it is automatically write protected. The
status register will indicate if the application register is already locked or if it is still available for storing
data. As long as the application register is unprogrammed, the status register will read FFh. Copying data
from the register scratchpad to the application register will clear the 2 least significant bits of hstatus
register, yielding an FCh the next time one reads the status register.
DS2430A MEMORY MAP Figure 5
MEMORY FUNCTION COMMANDS
The Memory Function Flow Chart (Figure 6) describes the protocols necessary for accessing the different
memory sections of the DS2430A. An example is shown later in this document.
WRITE SCRATCHPAD Fh]
After issuing the Write Scratchpad command, the master must first provide a 1-byte address, followed by
the data to be written to the scratchpad for the data memory. The DS2430A will automatically increment
the address after every te it received. After having received a data byte for address 1Fh, the address
counter will wrap aund to 00h for the next byte and writing continues until the master sends a Reset
Pulse.
READ SCTCHPAD [AAh]
This commd is used to verify data previously written to the scratchpad before it is copied into the final
storage EEPROM memory. After issuing the Read Scratchpad command, the master must provide the 1-
byte starting address from where data is to be read. The DS2430A will automatically increment the
address after every byte read by the master. After the data of address 1Fh has been read, the address
counter will wrap around to 00h for the next byte and reading continues until the master sends a Reset
Pulse.
5 of 16
DS2430A
MEMORY FUNCTION FLOW CHART Figure 6
COPY SCRATCHPAD [55h]
After the data stored in the scratchpad habeen verified the master may send the Copy Scratchpad
command followed by a validation key of A5h to transfer data from the scratchpad to the EEPROM
memory. This command will always copy the data of the entire scratchpad. Therefore, if one desires to
change only a few bytes of the EEPROM data, the scratchpad should contain a copy of the latest
EEPROM data before the Write Scratchpad and Copy Scratchpad commands are issued. After this
command is issued, the data line must be held at logic high level for at least 10ms.
READ MEMORY [F0h]
The Read Memory comand is used to read a portion or all of the EEPROM data memory and to copy
the entire data memy into the scratchpad to prepare for changing a few bytes. To copy data from the
data memory to the sratchpad and to read it, the master must issue the read memory command followed
by the 1-byte starting address from where data is to be read from the scratchpad. The DS2430A will
automatically increment the address after every byte read by the master. After the data of address 1Fh has
been read, the ddress counter will wrap around to 00h for the next byte and reading continues until the
master snda Reset Pulse. If one intends to copy the entire data memory to the scratchpad without
reading data, a starting address is not required; the master may send a Reset Pulse immediately following
the command code.
6 of 16
DS2430A
MEMORY FUNCTION FLOW CHART Figure 6 (cont’d)
WRITE APPLICATION REGISTER [99h]
This command is essentially the same as the We Scratchpad command, but it addresses the 64-bit
register scratchpad. After issuing the command code, the master must provide a 1-byte address, followed
by the data to be written. The DS2430A will automatically increment the address after every byte it
received. After having received a data byte or address 07h, the address counter will wrap around to 00h
for the next byte and writing continueuntil the master sends a Reset Pulse. The Write Application
Register command can be used as long as the application register has not yet been locked. If issued for a
device with the application register locked, the data written to the register scratchpad will be lost.
READ STATUS REGISR [66h]
The status register is a means for the master to find out if the application register has been programmed
and locked. After issuing the read status register command, the master must provide the validation key
00h before receiving stats information. The two least significant bits of the 8-bit status register will be 0
if the application reter was programmed and locked; all other bits will always read 1. The master may
finish the read status command by sending a Reset Pulse at any time.
7 of 16
DS2430A
MEMORY FUNCTION FLOW CHART Figure 6 (cont’d)
READ APPLICATION REGISTER [C3h]
This command is used to read the application register or the register scratchpad. As long as the
application register is not yet locked, one will receive data from the register scratchpad. After the
application register is locked the DS2430A will transmit data from the application register, making the
register scratchpad inaccessible for reading. The contents of the status register indicate where the data
received with this command came from. After issuing the Read Application Register command, the
master must provide the 1-bystarting address from where data is to be read. The DS2430A will
automatically increment the address after every byte read by the master. After the data of address 07h has
been read, the address counter will wrap around to 00h for the next byte and reading continues until the
master sends a Reset Pulse.
COPY & LOCK APPLICATION REGISTER [5Ah]
After the data stored in the register scratchpad has been verified the master may send the Copy & Lock
Application Rister command followed by a validation key of A5h to transfer the contents of the entire
register scrchpad to the application register and to simultaneously write-protect it. The master may
cancel this command by sending a Reset Pulse instead of the validation key. After the validation key was
transmitted, the application register will contain the data of the register scratchpad. Further write accesses
to the application register will be denied. The Copy & Lock Application Register command can only
be executed once.
8 of 16
DS2430A
1-WIRE BUS SYSTEM
The 1-Wire bus is a system that has a single bus master and one or more slaves. In all instances, the
DS2430A is a slave device. The bus master is typically a microcontroller. The discussion of this bus
system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire
signaling (signal type and timing). A 1-Wire protocol defines bus transactions in terms of the bus state
during specified time slots that are initiated on the falling edge of sync pulses from the bus master.
Hardware Configuration
The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to
drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open
drain connection or three-state outputs. The 1-Wire port of the DS2430A is open drain with an internal
circuit equivalent to that shown in Figure 7. A multidrop bus consists of a 1-Wire us with multiple
slaves attached. The DS2430A communicates at regular 1-Wire speed, 16.3kbits pcond, and requires
a pullup resistor as shown in Figure 7. The idle state for the 1-Wire bus is high. If for any reason a
transaction needs to be suspended, the bus MUST be left in the idle state if the transaction is to resume. If
this does not occur and the bus is left low for more than 120µs, one or more of he devices on the bus may
be reset.
HARDWARE CONFIGURATION Figure 7
RPU
RPU
Note: Depending on the 1-Wire communication speed and the bus characteristics, the optimal pullup
resistor value will be in the 1.5kΩ to 5kΩ range. To write to a single device, a 2.2kΩ resistor and VPUP of
at least 4.0V is sufficient. For writing multiple DS2430As simultaneously or operation at low VPUP, the
resistor should be bypassed by a low-impedance pullup to VPUP while the device copies the scratchpad to
EEPROM.
9 of 16
DS2430A
ROM FUNCTIONS FLOW CHART Figure 8
10 of 16
DS2430A
Transaction Sequence
The sequence for accessing the DS2430A via the 1-Wire port is as follows:
Initialization
ROM Function Command
Memory Function Command
Transaction/Data
INITIALIZATION
All transactions on the 1-Wire bus begin with an initialization sequence. The initiization sequence
consists of a Reset Pulse transmitted by the bus master followed by a Presence Pul) transmitted by the
slave(s).
The Presence Pulse lets the bus master know that the DS2430A is on the bus nd is ready to operate. For
more details, see the 1-Wire Signaling section.
ROM FUNCTION COMMANDS
Once the bus master has detected a presence, it can issue one of the four ROM function commands. All
ROM function commands are 8 bits long. A list of these commands follows (refer to flowchart in Figure
8):
Read ROM [33h]
This command allows the bus master to read the DS2430A’s 8-bit family code, unique 48-bit serial
number, and 8-bit CRC. This command can be used oly if there is a single DS2430A on the bus. If more
than one slave is present on the bus, a data collisiowill occur when all slaves try to transmit at the same
time (open drain will produce a wired-AND result). The resultant family code and 48-bit serial number
will usually result in a mismatch of the CRC.
Match ROM [55h]
The Match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a
specific DS2430A on a multidrop bs. Only the DS2430A that exactly matches the 64-bit ROM sequence
will respond to the subsequent memory function command. All slaves that do not match the 64-bit ROM
sequence will wait for a Reset se. This command can be used with a single or multiple devices on the
bus.
Skip ROM [CCh]
This command can ave time in a single-drop bus system by allowing the bus master to access the
memory functions without providing the 64-bit ROM code. If more than one slave is present on the bus
and a read command is issued following the Skip ROM command, data collision will occur on the bus as
multiple slaveansmit simultaneously (open drain pulldowns will produce a wired-AND result).
Search ROM [F0h]
When a system is initially brought up, the bus master might not know the number of devices on the 1-
Wire bus or their 64-bit ROM codes. The Search ROM command allows the bus master to use a process
of elimination to identify the 64-bit ROM codes of all slave devices on the bus. The Search ROM process
is the repetition of a simple, three-step routine: read a bit, read the complement of the bit, then write the
desired value of that bit. The bus master performs this simple, three-step routine on each bit of the ROM.
11 of 16
DS2430A
After one complete pass, the bus master knows the contents of the ROM in one device. The remaining
number of devices and their ROM codes may be identified by additional passes. See Application Note
187 for a comprehensive discussion of a search ROM, including an actual example.
1-Wire Signaling
The DS2430A requires strict protocols to insure data integrity. The protocol consists of four types of
signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1 and Read
Data. All these signals (except Presence Pulse) are initiated by the bus master. The initialization sequence
required to begin any communication with the DS2430A is shown in Figure 9. A Reset Pulse fowed by
a Presence Pulse indicates the DS2430A is ready to accept a ROM command. The bus master transmits
(TX) a Reset Pulse (tRSTL, minimum 480µs). The bus master then releases the line and goes into receive
mode (RX). The 1-Wire bus is pulled to a high state via the pullup resistor. After detectg the rising edge
on the data pin, the DS2430A waits (tPDH, 15µs to 60µs) and then transmits the Pree Pulse (tPDL, 60µs
to 240µs).
INITIALIZATION PROCEDURE “RESET AND PRESENCE PULSES” Figure 9
In order not to mask interrupt signaling by other devices on the 1-Wire bus, tRSTL + tR should always be
less than 960µs.
Read/Write Time Slots
The definitions of wrte and read time slots are illustrated in Figure 10. All time slots are initiated by the
master driving the ta line low. The falling edge of the data line synchronizes the DS2430A to the
master by triggering a delay circuit in the DS2430A. During write time slots, the delay circuit determines
when the DS2430A will sample the data line. For a read data time slot, if a “0” is to be transmitted, the
delay circuit rmines how long the DS2430A will hold the data line low overriding the 1 generated by
the master. the data bit is a “1”, the DS2430A will leave the read data time slot unchanged.
12 of 16
DS2430A
READ/WRITE TIMING DIAGRAM Figure 10
Write-1 Time Slot
Write-0 Time Slot
Read-data Time Slot
13 of 16
DS2430A
MEMORY FUNCTION EXAMPLE
Example: Write 2 data bytes to data memory location 0006 and 0007. Read entire data memory.
MASTER MODE DATA (LSB FIRST)
COMMENTS
Reset pulse (480µs to 960µs)
Presence pulse
Issue “Skip ROM” command
Issue “Write Scratchpad” command
Start address = 06h
Write 2 bytes of data to scratchpad
Reset pulse
TX
RX
TX
TX
TX
TX
TX
RX
TX
TX
TX
RX
TX
RX
TX
TX
TX
Reset
Presence
CCh
0Fh
06h
<2 Data Bytes>
Reset
Presence
CCh
AAh
Presence pulse
Issue “Skip ROM” command
Issue “Read Scratchpad” command
Start address = 06h
Read scratchpad data and erify
Reset pulse
06h
<2 Data Bytes>
Reset
Presence
CCh
Presence pulse
Issue “Skip ROM” command
Issue “Copy Scatchpad” command
Validation ey
55h
A5h
Data line is held high for 10ms by the bus master to
provide ergy for copying data from the scratchpad to
EEPROM
TX
<Data Line High>
TX
RX
TX
TX
TX
RX
TX
RX
Reset
Presence
CCh
F0h
00h
<32 Bytes>
Reset
Preence
Reset pulse
Psence pulse
Issue “Skip ROM” command
Issue “Read Memory” command
Start address = 00h
Read EEPROM data page
Reset pulse
Presence pulse
14 of 16
DS2430A
ABSOLUTE MAXIMUM RATINGS*
Voltage on DATA to Ground
Operating Temperature Range
Storage Temperature Range
-0.5V to +7.0V
-40°C to +85°C
-55°C to +125°C
Soldering Temperature
See J-STD-020A Specification
* This is a stress rating only and functional operation of the device at these or any other conditions
above those indicated in the operation sections of this specification is not implied. Exposure to
absolute maximum rating conditions for extended periods of time may affect reliability.
DC ELECTRICAL CHARACTERISTICS
(-40°C to +85°C; VPUP = 2.8V to 6.0V)
PARAMETER
SYMBOL
MIN
2.2
-0.3
TYP
MAX
UNITS
NOTES
1, 6
1, 9
1
Logic 1
Logic 0
VIH
VIL
VOL
VOH
IL
V
V
V
μA
μA
+0.8
0.4
6.0
Output Logic Low @ 4mA
Output Logic High
Input Load Current (DATA pin)
Programming Current
VPUP
5
1, 2
3
0.1
IP
500
10
CAPACITANCE
PARAMETER
Capacitance
(tA = +25°C)
SYMBOL
MIN
P
TYP
MAX
800
UNITS
NOTES
CD
pF
7
EEPROM
PARAMETER
Write/Erase Cycles
Data Retention (at 85°C)
(VPUP = 5.0V; tA = +25°C)
SYMBOL
NCYCLE
tDR
IN
100k
10
MAX
UNITS
-
years
NOTES
AC ELECTRICAL CHARACTERITICS
(-40°C to +85°C; VPUP=2.8V to 6.0V)
PARAMETER
Time Slot
SYMBOL
tSLOT
tLOW1
tLOW0
tLOWR
tRDV
MIN
60
1
60
1
TYP
MAX
120
15
UNITS
µs
NOTES
Write 1 Low Time
Write 0 Low Time
Read Low Time
Read Data Valid
Release Time
µs
13
120
15
µs
µs
13
15
15
µs
µs
µs
11, 12
tRELEASE
tSU
0
45
1
Read Data Setup
Recovery Time
5
tREC
1
µs
Reset Time High
Reset Time Low
Presence DeHigh
Presence Dtect Low
Programming Time
tRSTH
tRSTL
tPDH
tPDL
tPROG
480
480
15
µs
µs
µs
µs
4
8
960
60
240
10
60
ms
15 of 16
DS2430A
NOTES:
1) All voltages are referenced to ground.
2) VPUP = external pullup voltage.
3) Input load is to ground.
4) An additional reset or communication sequence cannot begin until the reset high time has expired.
5) Read data setup time refers to the time the host must pull the 1-Wire bus low to read a bit. Data is
guaranteed to be valid within 1μs of this falling edge.
6) VIH is a function of the external pullup resistor and VPUP
.
7) Capacitance on the data pin could be 800pF when power is first applied. If a 5kΩ resistor is used to
pull up the data line to VPUP, 5μs after power has been applied the parasite capacitance will not affect
normal communications.
8) The Reset Low Time (tRSTL) should be restricted to a maximum of 60μs, to allow interrupt signaling;
otherwise it could mask or conceal interrupt pulses.
9) Under certain low voltage conditions VILMAX may have to reduced to as much as 0.5V to always
guarantee a Presence Pulse.
10) The Copy Scratchpad takes 10ms maximum, during which the voltage on the 1-Wire bus must not fall
below 2.8V.
11) Depending on the 1-Wire communication speed and the bus load characteristics, the optimal pullup
resistor value will be in the 1.5kΩ to 5kΩ range.
12) The optimal sampling point for the master is as close as possible to the end time of the 15μs tRDV
period without exceeding tRDV. For the case of a Read-One Time slot, this maximizes the amount of
time for the pullup resistor to reover to a high level. For a Read-Zero Time slot, it ensures that a read
will occur before the fastest 1-Wire device(s) releases the line.
13) The duration of the low pulse sent by the master should be a minimum of 1μs with a maximum value
as short as possible to allow time for the pullup resistor to recover the line to a high level before the 1-
Wire device samples n the case of a Write-One Time or before the master samples in the case of a
Read-One Time
16 of 16
相关型号：
©2020 ICPDF网 联系我们和版权申明