CW001105 [ETC]
CW001105 ARM966E-S Microprocessor Core preliminary 10/01 ; CW001105 ARM966E -S微处理器内核的初步10/01\n型号: | CW001105 |
厂家: | ETC |
描述: | CW001105 ARM966E-S Microprocessor Core preliminary 10/01
|
文件: | 总32页 (文件大小:97K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
CW001105
ARM966E-S
Microprocessor Core
Preliminary Datasheet
The CW001105 ARM966E-S core integrates the ARM9E-S 32-bit
processor, an instruction RAM, a data RAM, a write buffer, and an AHB
bus interface. The CW001105 supports both the 32-bit ARM and 16-bit
Thumb instruction sets, allowing you to trade off between high
performance and high code density. Additionally the CW001105 supports
the ARM9E instruction extensions. It provides an enhanced multiplier for
increased DSP performance. The CW001105 core is developed using
®
LSI Logic’s G12 -p performance process.
Figure 1
CW001105 Block Diagram
Instruction
SRAM
Data
SRAM
AHB Bus
Interface Unit
and
System
Control
Coprocessor
(CP15)
External
Coprocessor
Interface
Dout
Dout
Addr
Write Buffer
Addr
Din
Din
IA
DA
WDATA
ARM9E-S
Core
INSTR
RDATA
ETM
Interface
System
Controller
DB08-000172-00
October 2001
Rev. A
1 of 32
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
The AHB bus interface eases connection to cached and SRAM-based
memory systems.
The CW001105 supports the ARM debug architecture and includes logic
to assist in both hardware and software debug. It supports non-stopping
hardware debug, which allows critical exception handlers to execute
while debugging the system. The CW001105 provides real-time trace
and supports external coprocessors.
Features
This section lists the key features of the CW001105 microprocessor core:
•
•
•
•
ARM9E-S processor core
Instruction and Data RAMs with independent sizes up to 512 Kbytes
DMA Interface to Data RAM
ARM Advanced High-performance Bus (AHB) interface unit with
Write Buffer
–
–
–
16-word Write Buffer depth at up to four addresses
Burst transfer generation
Support for split transactions
•
•
External coprocessor interface
System controller arbitrates between instruction and data memories
and AHB
•
Optional embedded trace module (ETM) provides real-time trace
capability
•
•
•
G12-p performance process
0.18-micron drawn gate length (0.13 effective channel length)
System clock operates at 195 MHz tested under worst-case
conditions, 1.62 V, 115 ˚C
2 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
Functional Description
This section briefly describes the main functional blocks of the
CW001105.
ARM9E-S Processor Core
The ARM9E-S processor core has a Harvard bus architecture with
separate instruction and data interfaces. This design allows concurrent
instruction and data accesses, and greatly reduces the cycles per
instruction of the processor. For optimal performance, single cycle
memory accesses for both interfaces are required, although the core can
be stalled for non-sequential accesses, or slower memory systems.
The processor is implemented using a five-stage pipeline:
•
•
•
•
•
Instruction Fetch (F)
Instruction Decode (D)
Execute (E)
Data Memory Access (M)
Register Write (W)
ARM implementations are fully interlocked, so that software functions
identically across different implementations without concern for pipeline
effects.
System Controller
The system controller oversees the interactions between the Instruction
RAM, Data RAM, and the Bus Interface Unit. It controls internal
arbitration between the blocks and stalls the appropriate blocks when
required.
CP15 System Control Coprocessor
The processor core uses a set of registers in the CP15 Coprocessor to
control the functionality of the RAMs and the Write Buffer. These
registers are accessed using the coprocessor instructions MCR and
MRC.
CW001105 ARM966E-S Microprocessor Core
3 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
Address Decoders
The address decoders determine whether a memory request accesses
the internal RAM or the AHB interface. The address decoders provide a
hit/miss indication to the system controller, which then either stalls the
core if an AHB read or unbuffered write access is required or allows
execution to continue if the access hits the RAM or is a buffered write.
Instruction and Data RAMs
The CW001105 incorporates internal instruction and data memories to
allow high-speed operation without incurring the performance penalties
of accessing the system bus. Typically, the CW001105 offers lower power
solutions than cached alternatives because memory is segmented to
conserve power. The Instruction and Data RAMs each consist of blocks
of ASIC library compiled RAM. Logically, the RAM sizes can be of any
size up to 64 Mbytes, but the practical limit is approximately 512 Kbytes
for the G12 technology. The instruction and data memories can have
unique sizes.
DMA Interface
The Direct Memory Access (DMA) interface allows an external device
direct access to the CW001105 Data RAM. If a single-port Data RAM is
used, then the DMA interface stalls the CW001105 microprocessor core
during the DMA transfer. If a dual-port Data RAM is used, then the DMA
interface does not stall the CW001105 during the DMA transfer.
AHB Interface Unit and Write Buffer
The AHB (Advanced High-performance Bus) is a new generation of
AMBA bus, which meets the requirements of high-performance
synthesizable designs. The AHB Interface Unit arbitrates between the
external bus transaction sources within the CW001105. It stalls all other
accesses until the current request has been completed. The AHB
Interface Unit supports the following types of transactions: burst
transfers, split transactions, single-cycle bus master handovers, single
clock edge operations, and non-3-state implementations.
The Write Buffer is a 12-entry FIFO. It increases system performance.
4 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
External Coprocessor Interface
The CW001105 supports the connection of coprocessors through the
external coprocessor interface. All types of ARM coprocessor instructions
are supported. Coprocessors determine the instructions they need to
execute using a pipeline follower in the coprocessor.
JTAG and Debug Port
The CW001105 debug interface is based on IEEE Std. 1149.1-1990. It
allows the processor core to be stopped on a given instruction fetch
(breakpoint), data access (watchpoint), or external debug request. The
JTAG-style serial interface allows instructions to be serially inserted into
the pipeline of the core without using the external data bus.
Embedded Trace Module Interface
This interface connects to an external Embedded Trace Module (ETM).
The ETM provides a high-speed port for tracing of the processor core in
real time.
Enhanced Instruction Set Summary
Table 1 lists the instruction enhancements made to the ARM9E-S
instruction set. The ARM9E extensions improve the ARM architecture’s
performance in signal processing algorithms.
Table 1
ARM9E Instruction Set Summary
Instruction Description
Instruction Description
CLZ
Count Leading Zeros
QADD
Saturating Add
QDADD
Saturated Double Rn and Saturated QDSUB
Add
Saturated Double Rn and Saturated
Subtract
QSUB
Saturating Subtract
SMLAxy
SMLAWy
SMULWy
Signed Integer Multiply-Accumulate
Signed Integer Multiply-Accumulate
Signed Integer Multiply
SMLALxy
SMULxy
Signed Multiply-Accumulate
Signed Integer Multiply
CW001105 ARM966E-S Microprocessor Core
5 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
Signal Descriptions
This section lists the signals that make up the external interface to the
CW001105. In the descriptions that follow, the verb assert means to drive
TRUE or active. The verb deassert means to drive FALSE or inactive.
AHB Interface
HADDR[31:0] Address Bus Out
Output
The CW001105 drives the AHB address on HADDR[31:0].
HBURST[2:0] Burst Type
Output
This output indicates if the transfer forms part of a burst.
Both 4-beat and 8-beat bursts are supported, where a
beat is a clock tick. The CW001105 generates only single
word transfers or bursts of unspecified, 4, or 8 word
lengths to drain Store Multiples (STMs) posted in the
write buffer.
HBURST[2:0] Burst Type
Description
000
001
SINGLE
INCR
Single transfer
Incrementing burst of unspeci-
fied length
010
011
100
101
110
111
WRAP4
INCR4
4-beat wrapping burst
4-beat incrementing burst
8-beat wrapping burst
WRAP8
INCR8
8-beat incrementing burst
16-beat wrapping burst
16-beat incrementing burst
WRAP16
INCR16
HBUSREQ
HGRANT
Bus Request
Output
HBUSREQ is a signal from the CW001105 core to the
bus arbiter. A HIGH in this output indicates that the core
requires the bus.
Bus Grant
Input
A HIGH on this signal indicates the CW001105 core is
currently the highest priority master. Ownership of the
address/control signals changes at the end of a transfer
when HREADY is HIGH. A master gets access to the bus
when both HREADY and HGRANT are HIGH.
6 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
HLOCK
Locked Transfer
Output
When HLOCK is HIGH, the ARM9E-S core requires
locked access to the bus, and no other masters should
be granted the bus until HLOCK is LOW. HLOCK is
asserted when the CW001105 is executing the SWAP
instruction.
HPROT[3:0] Protection Control
Output
This output provides additional information about a bus
access. HPROT[3:0] are primarily intended for use by any
module that implements some level of protection.
The signals indicate whether the transfer is an opcode
fetch or data access, as well as if the transfer is a
supervisor mode access or user mode access.
HPROT3
Cacheable
HPROT2
Bufferable
HPROT1
HPROT0
Supervisor Data/Opcode Description
–
–
–
–
–
–
0
–
–
–
–
0
1
–
–
–
0
1
–
–
–
0
1
–
–
–
–
–
Opcode Fetch
Data Access
User Access
Supervisor Access
Not Bufferable
Bufferable
Not Cacheable
Note that for the CW001105, HPROT3 is forced LOW
(non-cacheable).
HRDATA[31:0] Read Data Bus
This bus transfers data from the bus slaves to the
Input
CW001105 core during read operations. The CW001105
core has a 32-bit wide data bus. The width can be easily
extended outside the core to allow for higher bandwidth
operation.
HREADY
Transfer Done In
Input
When HIGH, the HREADY signal indicates the transfer on
the bus has finished. Drive this signal LOW to extend a
transfer.
Note: Slaves on the bus require HREADY to be both an
input and an output.
CW001105 ARM966E-S Microprocessor Core
7 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
HRESETn
Reset
Input
Input
This input is the active-LOW system reset.
HRESP[1:0] Transfer Response In
HRESP[1:0] provide additional information on the status
of a transfer. When a slave must insert a number of wait
states prior to decoding what response is to be given,
then it must drive the response to OKAY.
Transfer
HRESP[1:0] Response Description
00
01
OKAY
When HREADY is HIGH, the transfer has completed.
ERROR
This response shows an error has occurred. The error
condition needs to be signaled to the bus master to
make it aware that the transfer is unsuccessful.
A 2-cycle response is required for an Error condition.
10
11
RETRY
SPLIT
The Retry response shows the transfer has not yet
completed, so the bus master needs to retry the
transfer. The master continues to retry the transfer
until the transfer completes.
A 2-cycle RETRY response is required.
The Split response indicates the transfer has not
completed successfully. The bus master must retry
the transfer when it is next granted access to the bus.
The slave requests access to the bus on behalf of the
master when the transfer can complete.
A 2-cycle SPLIT response is required.
HSIZE[2:0]
Transfer Size
Output
This output indicates the size of the transfer, which is
typically byte (8 bits), halfword (16 bits), or word (32 bits).
The bus protocol allows for transfer sizes up to 1024 bits.
HSIZE[2:0]
Transfer Size
Description
000
001
010
011
100
101
110
111
8 bits
Byte
16 bits
32 bits
64 bits
128 bits
256 bits
512 bits
1024 bits
Halfword
Word
2-word line
4-word line
8-word line
8 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
HTRANS[1:0] Transfer Type Out
Output
This output indicates the type of the current transfer.
HTRANS[1:0] Transfer Type Description
00
01
Idle
No data transfer required.
Busy
Used to insert an idle cycle in
the middle of a burst of
transfers.
10
11
Non-sequential Indicates first transfer of a
burst or single transfer.
Sequential
The control information is
identical to the previous
transfer. The address is
equal to the address of the
previous transfer plus the
size (in bytes). For wrapping
bursts, the address of the
transfer wraps at the address
boundary equal to the size
(in bytes) multiplied by the
number of beats in the trans-
fer (either 4, 8, or 16).
HWDATA[31:0]
Write Data Bus
Output
This bus transfers data from the master to the bus slaves
during write operations. The width easily can be extended
external to the core to allow for higher bandwidth
operation.
HWRITE
Transfer Direction Out
Output
When HWRITE is HIGH, the transfer is a write. When
HWRITE is LOW, the transfer is a read.
Coprocessor Interface
CHSDE[1:0] Coprocessor Handshake Decode
Input
These inputs are the handshake signals from the decode
stage of the coprocessor’s pipeline follower.
CHSDE[1:0] Encoding
10
00
01
11
ABSENT
WAIT
GO
LAST
CW001105 ARM966E-S Microprocessor Core
9 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
CHSEX[1:0] Coprocessor Handshake Execute
Input
These inputs are the handshake signals from the execute
stage of the coprocessor’s pipeline follower.
CHSEX[1:0]
Encoding
10
00
01
11
ABSENT
WAIT
GO
LAST
CPCLKEN
Coprocessor Clock Enable
Output
This clock enable controls the timing of the coprocessor
interface. It is used in conjunction with CLK to effectively
run the coprocessor at a higher frequency than the data
bus.
CPDIN[31:0] Coprocessor Data In
This 32-bit bus is the coprocessor data bus for
Input
transferring MRC and STC data from the coprocessor to
the CW001105.
CPDOUT[31:0]
Coprocessor Data Out
Output
This 32-bit bus is the coprocessor data bus for
transferring data to the coprocessor.
CPINSTR[31:0]
Coprocessor Instruction
Output
This 32-bit bus is the coprocessor instruction data bus for
transferring instructions to the pipeline follower in the
coprocessor.
CPLATECANCEL
Coprocessor Late Cancel
Output
When CPLATECANCEL is HIGH during the first memory
cycle of a coprocessor instruction execution, the
coprocessor instruction must be cancelled without
updating any internal state.
This signal is asserted only in cycles where the previous
instruction accessed memory and a data abort occurred.
10 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
CPPASS
CPTBIT
Coprocessor Pass
A HIGH on this signal indicates that there is a
coprocessor instruction in the execute stage of the
pipeline that needs to be executed.
Output
Coprocessor Interface in Thumb State
Output
When CPTBIT is HIGH, the coprocessor interface is in
Thumb state (16-bit instructions); otherwise the interface
supports 32-bit instruction execution.
nCPMREQ
Not Coprocessor Memory Request
Output
When nCPMREQ is LOW on a rising CLK edge and
CPCLKEN is HIGH, the instruction on CPINSTR must
enter the coprocessor pipeline follower’s decode stage,
and the instruction previously in the pipeline follower’s
decode stage should enter its execute stage.
nCPTRANS Not Coprocessor Translate
Output
When nCPTRANS is LOW, the coprocessor interface is
in a non-privileged state. When nCPTRANS is HIGH, the
coprocessor interface is in a privileged state. The
coprocessor should sample this signal on every cycle
when determining the coprocessor response.
Instruction RAM Signals
IADDR[23:0] Instruction RAM Address
Output
This 24-bit bus contains the Instruction RAM address.
Addressing is performed on word boundaries.
IENABLE
Word-Based Instruction Chip Enable
Output
Assertion HIGH of this output indicates the Instruction
RAM data bus is enabled.
IRDATA[31:0]
Instruction RAM Read Data
Input
Data to be read from the Instruction RAM is placed on
this 32-bit bus.
IWDATA[31:0]
Instruction RAM Write Data
Output
This 32-bit bus contains write data to the Instruction
RAM.
CW001105 ARM966E-S Microprocessor Core
11 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
IWE[3:0]
Byte-Based Instruction Write Enable
Output
Assertion HIGH of this output enables writes to the
Instruction RAM.
IWE Bit
Function
IWE3
IWE2
IWE1
IWE0
Write Enable for IWDATA[31:24]
Write Enable for IWDATA[23:16]
Write Enable for IWDATA[15:8]
Write Enable for IWDATA[7:0]
Data RAM Signals
The Data RAM interface supports both single-port and dual-port RAMs.
When single-port RAMs are used, the CW001105 stalls during DMA
transfers. When dual-port RAMs are used, the CW001105 does not need
to be stalled during DMA transfers.
The CW001105 uses the signals described below to access the Data
RAM for both single-port and dual-port RAM implementations. The DMA
interface shares these signals with the CW001105 for single-port RAM
implementations.
DADDR[23:0] Data RAM Address
This 24-bit bus contains the Data RAM address.
Output
Addressing is performed on word boundaries.
DENABLE
Word-Based Data Chip Enable
Output
Assertion HIGH of this output indicates the Data RAM
data bus is enabled.
DRDATA[31:0]
DWDATA[31:0]
Data RAM Read DataInput
This 32-bit bus contains data read from the Data RAM.
Data RAM Write DataOutput
This 32-bit bus provides write data to the Data RAM.
12 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
DWE[3:0]
Byte-Based Data Write Enable
Output
Assertion HIGH of this output enables writes to the Data
RAM.
DWE Bit
Function
DWE3
DWE2
DWE1
DWE0
Write Enable for DWDATA[31:24]
Write Enable for DWDATA[23:16]
Write Enable for DWDATA[15:8]
Write Enable for DWDATA[7:0]
The DMA Interface uses the following signals to access only the second
port of a dual-port RAM.
DADDR2[23:0]
Data RAM Address
Output
This 24-bit bus contains the Data RAM address.
Addressing is performed on word boundaries.
DENABLE2
Word-Based Data Chip Enable
Output
Assertion HIGH of this output indicates the Data RAM
data bus is enabled.
DRDATA2[31:0]
Data RAM Read Data
Input
This 32-bit bus contains data read from the Data RAM.
DWDATA2[31:0]
Data RAM Write Data
This 32-bit bus provides write data to the Data RAM.
Output
DWE2[3:0]
Byte-Based Data Write Enable
Output
Assertion HIGH of this output enables writes to the Data
RAM.
DWE2 Bit
Function
DWE3
DWE2
DWE1
DWE0
Write Enable for DWDATA[31:24]
Write Enable for DWDATA[23:16]
Write Enable for DWDATA[15:8]
Write Enable for DWDATA[7:0]
CW001105 ARM966E-S Microprocessor Core
13 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
DMA Signals
DMAA[25:0] DMA Address
This 26-bit address contains the byte address for DMA
transfers. Tie all unused address bits LOW.
Input
DMAD[31:0] DMA Write Data
Input
This 32-bit bus contains the DMA write data to the Data
RAM.
DMAENABLE DMA Port Enable
Input
DMAENABLE must be asserted HIGH for a DMA transfer
to proceed. Assert DMAENABLE LOW to save power
when the DMA interface is not being used. Tie
DMAENABLE LOW when the DMA interface is not used
in the implementation.
DMAMAS[1:0]
DMA Memory Access Size
Input
DMAMAS[1:0] encodes the size of DMA writes. DMA
reads are always one word wide.
DMAMAS[1:0]
Memory Access Size
00
01
10
11
Byte
Halfword
Word
Reserved
DMAnREQ
DMAnRW
DMA Request
DMAnREQ is an active-LOW DMA transfer request. Tie
this input HIGH when the DMA interface is not used.
Input
DMA Write Not Read
Input
DMAnRW is the DMA Read/Write signal.
DMAnRW
Function
0
1
Read
Write
DMARData[31:0]
DMA Read Data
Output
This 32-bit bus contains DMA Data read from the Data
RAM.
14 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
DMAReady
DMAWait
DMA Ready
Output
DMAReady is asserted HIGH when the CW001105 is
stalled due to a DMA Wait request. DMAReady must be
sampled HIGH before a DMA transfer to/from a single-
port Data RAM can take place.
DMA Wait Request
Input
DMAWait is asserted HIGH to stall the CW001105 before
proceeding with a DMA transfer to/from a single-port
Data RAM implementation. A HIGH on DMAReady
indicates when the CW001105 is stalled.
Only use this signal for single-port Data RAM
implementations. Tie it LOW for dual-port Data RAM
implementations.
Debug Signals
COMMRX
Communications Channel Receive
Output
When HIGH, this signal indicates that the Comms
Channel Receive Buffer has data that the ARM9E-S CPU
can read.
COMMTX
DBGACK
Communications Channel Transmit
When HIGH, this signal indicates the Comms Channel
Transmit Buffer is empty.
Output
Debug Acknowledge
Output
When HIGH, DBGACK indicates that the ARM9E-S is in
debug mode.
DBGDEWPT Debug Watchpoint
Input
This input halts the processor for debug purposes. If
HIGH at the end of a data memory request cycle, this
input causes the ARM9E-S processor core to enter the
debug state.
DBGEN
Debug Enable
Input
A LOW on this input disables the debug features of the
CW001105. Tie this input LOW when debugging is not
required.
DBGEXT[1:0] Breakpoint/Watchpoint External Condition
Input
These inputs to the EmbeddedICE logic allow
breakpoints/watchpoints to be dependent on external
conditions.
CW001105 ARM966E-S Microprocessor Core
15 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
DBGIEBKPT Processor Execution Breakpoint
Input
Assertion HIGH of this input halts processor execution for
debug purposes. If DBGIEBKPT is HIGH at the end of an
instruction fetch, then the ARM9E-S processor core
enters the debug state if that instruction reaches the
execute stage of the processor’s pipeline.
DBGINSTREXEC
Instruction Executed
A HIGH assertion of this output indicates that the
Output
instruction in the execute stage of the processor’s
pipeline has been executed.
DBGIR[3:0]
TAP Controller Instruction Register
Output
These outputs reflect the current instruction loaded into
the TAP controller instruction register. They change when
the TAP state machine is in the UPDATE_IR state on the
rising edge of CLK when DBGTCKEN is asserted.
DBGnTDOEN DBGTDO 3-State Enable
Output
When LOW, this signal indicates there is serial data on
the DBGTDO output. DBGnTDOEN can be used as part
of the output enable on a packaged part’s DBGTDO pin.
DBGnTRST Not Test Reset
Input
This active-LOW input is the internally synchronized reset
signal for the EmbeddedICE internal state.
DBGRNG[1:0] Watchpoint Register Match
These outputs indicate that the corresponding
Output
EmbeddedICE Watchpoint register has matched the
conditions currently present on the address, data, and
control buses. These signals are independent of the state
of the watchpoint’s enable control bit.
DBGRQI
Internal Debug Request
Output
This signal is the debug request signal presented to the
processor core’s debug logic. It is the ANDing of
EDBGRQ as presented to the CW001105 and bit 1 of the
Debug Control Register.
DBGSCREG[4:0]
Scan Chain Register
Output
These outputs reflect the ID number of the scan chain
currently selected by the TAP controller. They change
16 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
when the TAP state machine is in the UPDATE_DP state
on the rising edge of CLK when DBGTCKEN is asserted.
DBGSDIN
Boundary Scan Serial Input Data
Output
This output contains the serial data to be applied to an
external scan chain.
DBGSDOUT Boundary Scan Serial Output Data
Input
DBGSDOUT is the serial data input from an external
scan chain. When an external scan chain is not
implemented, tie this signal LOW.
DBGTAPSM[3:0]
TAP Controller State Machine
Output
This bus reflects the current state of the TAP controller
state machine. The TAP controller follows the IEEE
1149.1 Test Access Port protocol.
DBGTCKEN Test Clock Enable
Input
This input is the synchronous enable for the test clock.
DBGTDI
Test Data In
Input
DBGTDI contains data input from the boundary scan
logic.
DBGTDO
DBGTMS
EDBGRQ
Test Data Out
The CW001105 outputs test data on DBGTDO from its
boundary scan logic.
Output
Test Mode Select
DBGTMS is the JTAG test mode select signal. The test
mode follows the IEEE 1149.1 Test Access Port protocol.
Input
External Debug Request
Input
An external debugger asserts this signal HIGH to force
the processor to enter the debug state.
ETM Interface Signals
These signals are part of the Trace module interface. All ETM outputs
are registered from the corresponding core internal signals.
ETMBIGEND Endian Mode
Output
This output indicates the endian mode for the ETM.
When this signal is HIGH, the mode is big endian; when
ETMBIGEND is LOW, the mode is little endian.
CW001105 ARM966E-S Microprocessor Core
17 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
ETMCHSD[1:0]
ETM Coprocessor Handshake Decode
Output
These outputs are the handshake signals from the
decode stage of the coprocessor’s pipeline follower.
ETMCHSD[1:0] Encoding
10
ABSENT
WAIT
GO
00
01
11
LAST
ETMCHSE[1:0]
ETM Coprocessor Handshake Execute
Output
These outputs are the handshake signals from the
execute stage of the coprocessor’s pipeline follower.
ETMCHSE[1:0] Encoding
10
ABSENT
WAIT
GO
00
01
11
LAST
ETMDA[31:0] ETM Data Address
This 32-bit bus contains the ETM data address.
Output
Output
ETMDABORT ETM Data Abort
Assertion of this signal indicates a data abort to the
ARM9E-S core.
ETMDBGACK ETM Debug Mode Indication
Output
When HIGH, this signal indicates that the processor is in
debug state.
ETMDMAS[1:0]
ETM Data Size IndicatorOutput
These signals indicate the data size of the ETM. They
become valid in the same cycle as the data address bus.
DMAS[1:0]
Transfer Size
00
01
10
11
Byte
Halfword
Word
Reserved
18 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
ETMDMORE ETM Sequential Data Indication
Output
The ETMDMORE signal is active during load and store
multiple instructions and only goes HIGH when
ETMDnMREQ is LOW. This signal effectively gives the
same information as ETMDSEQ, but a cycle ahead. This
information is provided to allow external logic more time
to decode sequential cycles.
ETMDnMREQ ETM Data Memory Request
Output
This signal is asserted HIGH when the CW001105 is
making a request to ETM data memory.
ETMDnRW
ETMDSEQ
ETMEN
ETM Data R/W
Output
If this signal is LOW at the end of the cycle, then any data
memory access in the following cycle is a read; if this
signal is HIGH, then the access is a write.
ETM Sequential Data Indication
Output
If this signal is HIGH at the end of the cycle, then any
data memory access in the following cycle is sequential
from the last data memory access.
ETM Enable
Input
When this signal is HIGH, the ETM is enabled and the
ARM9E-S interface signals are driven out of this module,
pipelined by one clock stage.
ETMHIVECS Exception Vector Location
Output
When this output is LOW, the ARM9E-S exception
vectors start at address 0x0000.0000. When this signal is
HIGH, the ARM9E-S exception vectors start at address
0xFFFF.0000. This output is a static configuration signal.
ETMIA[31:1] ETM Instruction Address Bus
Output
This 31-bit bus contains the address for the ETM.
ETMID31To25[31:25]
Bits [31:25] of the Instruction Data
Output
These outputs reflect the status of bits [31:25] of the
instruction data read by the CW001105.
ETMID15To11[15:11]
Bits [15:11] of the Instruction Data
Output
These outputs reflect the status of bits [15:11] of the
instruction data read by the CW001105.
CW001105 ARM966E-S Microprocessor Core
19 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
ETMInMREQ ETM Instruction Memory Request
Output
The CW001105 drives this output LOW to indicate that
an instruction fetch is occurring.
ETMINSTREXEC
ETM Instruction Execute Indicator
Assertion HIGH of this output indicates that the
Output
instruction in the execute stage of the processor pipeline
has been executed.
ETMINSTRVALID
ETM Instruction Valid
Output
Assertion HIGH of this output indicates that the current
instruction is valid for the ETM.
ETMISEQ
ETMITBIT
ETM Sequential Instruction
Output
The ETMISEQ signal indicates whether the fetch is
sequential (HIGH) or non-sequential (LOW) to the
previous access.
ETM Thumb Indication
Output
When this signal is LOW, the processor is in ARM state,
and 32-bit instructions are fetched. When ETMITBIT is
HIGH, the processor is in Thumb state, and 16-bit
instructions are fetched.
ETMLATECANCEL
ETM Coprocessor Late Cancel Indicator
Output
A HIGH on this output during the first memory cycle of a
coprocessor instruction informs the coprocessor to
cancel the instruction without changing any internal state.
This signal is only asserted in cycles where the previous
instruction accessed memory and a data abort occurred.
ETMnWAIT
ETMPASS
ETM Clock Stall
Driving this output LOW stalls the ETM.
Output
ETM Coprocessor Instruction Execute Indicator
Output
A HIGH on this signal indicates that there is a
coprocessor instruction in the execute stage of the
pipeline, which needs to be executed.
ETMPROCID[31:0]
ETM Process ID
This 32-bit output contains the Process ID for the ETM.
Output
20 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
ETMPROCIDWR
ETM Process ID Write
Output
This output is asserted HIGH when ETMPROCID is
written.
ETMRDATA[31:0]
ETM Read Data
Output
This 32-bit bus contains ETM read data.
ETMRNGOUT[1:0]
ETM Watchpoint Register Match
Output
This output indicates that corresponding EmbeddedICE
watchpoint register has matched the conditions currently
present on the address, data, and control buses. This
signal is independent of the state of the watchpoint’s
enable control bit.
ETMWDATA[31:0]
ETM Write Data
Output
Input
This 32-bit bus contains ETM write data.
FIFOFULL
ETM FIFO FULL
This input is asserted HIGH when the ETM FIFO is full.
Tie this signal LOW when an ETM is not used.
TAPID[31:0] Boundary Scan ID Code
Input
This bus specifies the ID Code value shifted out on
DBGTDO when the IDCODE instruction is entered into
the TAP Controller.
Miscellaneous Signals
BIGENDOUT Big Endian
Output
When this output is HIGH, the CW001105 is in big-
endian mode (byte 0 is the most-significant bit). When
this output is LOW, the CW001105 is in little-endian
mode.
This input is a static configuration signal. It must remain
at one value from reset or be changed using a carefully
constructed code sequence to avoid software problems.
CLK
System Clock
Input
CLK is the CW001105 system clock. CLK can be
stretched in either state (held HIGH or LOW).
CW001105 ARM966E-S Microprocessor Core
21 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
HCLKEN
HCLK Enable
Input
HCLKEN is used in conjunction with CLK to effectively
run the CW001105 at a higher frequency than the AHB
system bus. HCLKEN is HIGH for a single CLK period
and signifies the rising edge of the AHB clock HCLK. All
AHB outputs transition on the CLK rising edge in which
HCLKEN is asserted.
nFIQ
nIRQ
Not Fast Interrupt
This active-LOW input is the ARM Fast interrupt request.
The CW001105 supports synchronous interrupts only.
Input
Not Interrupt Request
Input
This active-LOW input is the ARM interrupt request. The
CW001105 supports synchronous interrupts only.
Initialization Control Signals
INITRAM
RAM Enable Configuration
Input
When INITRAM is HIGH, the Instruction and Data RAMs
are enabled at the end of reset. When INITRAM is LOW,
the Instruction and Data RAMs are disabled coming out
of reset.
This input is a static configuration signal. Its value is
sampled at reset only.
VINITHI
High Vectors Configuration
Input
When VINITHI is LOW at reset, the ARM9 exception
vectors start at address 0x0000.0000. When VINITHI is
HIGH, the exception vectors start at 0xFFFF.0000.
This signal is a static configuration signal. Its value is
sampled at reset only.
ATPG Scan Control Signals
This section describes the automatic test pattern generation (ATPG)
scan control signals.
SCANEN
Scan Enable
Input
Assertion HIGH of this input enables the scanning of data
through the scan chain.
SI0
Scan Chain In
Input
SI0 is the input for serial scan chain 0.
22 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
SI1
Scan Chain In
SI1 is the input for serial scan chain 1.
Input
Input
SI2
Scan Chain In
SI2 is the input for serial scan chain 2.
SI3
Scan Chain In
Input
SI3 is the input for serial scan chain 3.
SO0
SO1
SO2
SO3
Scan Chain Out
SO0 is the output for serial scan chain 0.
Output
Output
Output
Output
Scan Chain Out
SO1 is the output for serial scan chain 1.
Scan Chain Out
SO2 is the output for serial scan chain 2.
Scan Chain Out
SO3 is the output for serial scan chain 3.
Physical Specifications
The CW001105 core has a single 1x clock input. Clock duty cycles can
vary from 30% to 70% at maximum frequency. Variance is greater at
lower frequencies.
The CW001105 operates at 195.16 MHz tested under worst-case
conditions: 1.62 V, 115 ˚C.
Table 2 shows the size of the CW001105 in G12-p 3+2 layer metal
technology.
Table 2
CW001105 Physical Layout Size
Size
Parameter
Technology
Width
G12-p
1.53 mm
1.53 mm
Height
CW001105 ARM966E-S Microprocessor Core
23 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
AC Timing
All AC timing values are relative to the system clock (CLK) input to the
CW001105.
Input setup time is measured from the time the signal is valid to the rising
edge of CLK. Input hold time is measured from the rising edge of CLK
to the time the signal goes invalid. For input setup times, the driver must
drive the signal valid before any receivers need it. For input hold times,
the driver must hold the signal valid longer than needed by any receiver.
The maximum and minimum delay times for outputs are measured from
the rising edge of CLK to the time the signal is valid.
Figure 2 shows how AC timing is measured. Table 3 shows the
CW001105 timing conditions.
Figure 2
AC Specifications
Clock Period
CLK
Setup
Hold
Input Signal
Max Delay
Output Signal
Min Delay
Table 3
CW001105 Core Timing Conditions for G12-p Process
AC Timing
Process
V
(V)
Junction Temperature (˚C)
DD
lsi_bc
0.80
1.17
1.89
1.62
−40
lsi_wc10
115
24 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
AC Timing Parameters
This section describes various parameters related to the AC timing tables
below.
Operating Conditions
The core is characterized for:
•
•
Setup times: lsi_wc10
Hold times: lsi_bc
Note: Be sure to specify operating frequency in the
design.lsitkdelspec file. If the frequency is not specified,
the lsidelay default frequency causes ramp-time errors to
be reported in reports/tCW001105_1_2lsi_wc.violations.
Maximum Clock Frequency
The maximum frequency is 195.16 MHz for lsi_wc10.
Maximum frequency heavily depends on the system. The estimate of
maximum clock frequency is based on internal flip-flop to flip-flop timing.
Minimum and Maximum Duty Cycles
This design has been rated through static timing analysis for 30/70 and
70/30 duty cycles. The design is nearly independent of duty cycle because
the design is fully synchronous other than the lock-up latches for scan.
Critical Path
The critical path is given below:
•
•
Startpoint: uArm9/uCORECTL/uIPIPE/IDarmDeint_reg_7_
Endpoint: uArm9/uCOREDP/uREGBANK/BData0Ex_reg_20_
Input AC Timings
Table 4 shows the worst-case AC timing values for the CW001105 inputs
when presented with the loading of one G12P111HS compiled memory
on each of the instruction and data buses. All timing in Table 4 is
measured in nanoseconds.
CW001105 ARM966E-S Microprocessor Core
25 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
In Table 4, the setup margin is 0 ps @ 195.16 MHz. The hold margin is
approximately 52 ps. The setup and hold times are measured with
respect to CLK.
Table 4
Signal
Input Signals
Setup (ns)
Hold (ns)
Notes
CHSDE
2.20
2.20
2.17
0.82
0.50
0.50
0.63
1.31
0.62
1.82
0.88
1.12
0.50
0.50
0.41
0.56
0.57
0.50
0.50
1.74
1.24
0.50
1.55
−0.02
−0.02
−0.02
−0.04
0.05
CHSEX
CPDIN
to Output
DBGDEWPT
DBGEN
DBGEXT
DBGIEBKPT
DBGnTRST
DBGSDOUT
DBGTCKEN
DBGTDI
0.03
−0.02
0.06
to CD pin
to Output
−0.19
0.12
0.03
DBGTMS
DMAA
−0.03
0.02
DMAD
0.02
DMAENABLE
DMAMAS
DMAnREQ
DMAnRW
DMAWait
DRDATA
0.06
0.03
0.00
0.03
0.03
−0.05
−0.13
0.05
DRDATA2
EDBGRQ
ETMEN
0.14
26 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
Table 4
Signal
Input Signals (Cont.)
Setup (ns)
Hold (ns)
Notes
FIFOFULL
HCLKEN
HGRANT
HRDATA
HREADY
HRESETn
HRESP
INITRAM
IRDATA
nFIQ
0.87
3.57
1.21
1.92
3.54
1.59
2.67
1.85
1.68
1.07
1.06
3.30
1.25
1.30
1.28
1.30
0.70
1.14
−0.08
0.00
to Output
0.06
−0.03
−0.05
−0.26
−0.09
−0.08
−0.03
0.05
to Output
to Output
to Output
nIRQ
0.05
SCANEN
SI0
0.19
−0.06
−0.05
−0.06
−0.05
−0.03
−0.05
SI1
SI2
SI3
TAPID
VINITHI
Output AC Timings
Table 5 shows the worst-case AC timing values for the CW001105
outputs when presented with the loading of one G12P111HS compiled
memory on each of the instruction and data buses. All timing in Table 5
is measured in nanoseconds.
In Table 5, all synchronous outputs depend on the CLK input. The output
load assumed for characterization is [8 * load_of(N1DFP/A)].
CW001105 ARM966E-S Microprocessor Core
27 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
®
Note: The output pins of this CoreWare component require
buffering at the periphery of the macrocell to minimize
loading effects on the CW001105’s performance.
Table 5
Output Signals
Signal
Maximum Output Valid Output Hold Time
BIGENDOUT
COMMRX
COMMTX
CPCLKEN
CPDOUT
0.88
1.07
1.65
0.89
0.74
0.71
0.57
0.56
0.49
3.70
0.82
2.23
1.57
0.84
2.01
2.23
1.06
0.79
0.65
0.81
2.34
4.16
1.38
0.55
0.27
0.33
0.53
0.26
0.17
0.14
0.17
0.17
0.15
0.20
0.17
0.30
0.27
0.13
0.34
0.30
0.24
0.23
0.20
0.14
0.19
0.45
0.29
0.13
CPINSTR
CPLATECANCEL
CPPASS
CPTBIT
DADDR
DADDR2
DBGACK
DBGINSTREXEC
DBGIR
DBGnTDOEN
DBGRNG
DBGRQI
DBGSCREG
DBGSDIN
DBGTAPSM
DBGTDO
DENABLE
DENABLE2
DMARData
28 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
Table 5
Signal
Output Signals (Cont.)
Maximum Output Valid Output Hold Time
DMAReady
DWDATA
1.37
2.92
0.80
3.25
1.70
0.48
0.50
0.53
0.71
0.51
0.50
0.50
0.50
0.50
0.50
0.50
0.51
0.68
0.68
0.65
0.49
0.50
0.50
0.65
0.51
0.50
0.52
0.45
0.24
0.16
0.26
0.33
0.14
0.12
0.13
0.12
0.14
0.13
0.12
0.12
0.13
0.13
0.13
0.13
0.12
0.13
0.12
0.13
0.13
0.13
0.16
0.13
0.13
0.16
DWDATA2
DWE
DWE2
ETMBIGEND
ETMCHSD
ETMCHSE
ETMDA
ETMDABORT
ETMDBGACK
ETMDMAS
ETMDMORE
ETMDnMREQ
ETMDnRW
ETMDSEQ
ETMHIVECS
ETMIA
ETMID15To11
ETMID31To25
ETMInMREQ
ETMINSTREXEC
ETMINSTRVALID
ETMISEQ
ETMITBIT
ETMLATECANCEL
ETMnWAIT
CW001105 ARM966E-S Microprocessor Core
29 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
Table 5
Signal
Output Signals (Cont.)
Maximum Output Valid Output Hold Time
ETMPASS
ETMPROCID
ETMPROCIDWR
ETMRDATA
ETMRNGOUT
ETMWDATA
HADDR
0.50
0.51
0.50
0.75
0.65
0.69
0.87
0.80
0.70
0.83
0.80
0.90
0.97
0.86
0.86
3.52
4.10
2.78
3.10
0.68
0.40
0.65
0.65
0.65
0.75
0.13
0.12
0.13
0.12
0.12
0.12
0.18
0.17
0.17
0.23
0.21
0.21
0.23
0.21
0.23
0.21
0.33
0.37
0.19
0.19
0.12
0.13
0.13
0.13
0.19
HBURST
HBUSREQ
HLOCK
HPROT
HSIZE
HTRANS
HWDATA
HWRITE
IADDR
IENABLE
IWDATA
IWE
nCPMREQ
nCPTRANS
SO0
SO1
SO2
SO3
30 of 32
DB08-000172-00
CW001105 ARM966E-S Microprocessor Core
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
Clock Tree Description
The clock tree begins with a single LCLKBUF1250FP. The output of this
buffer subsequently drives the clock buffer tree. There are 5 levels in the
clock tree.
Clock Skew and Delays
Table 6 shows the clock timings.
Clock Timings
Table 6
Parameter
Value
approximately 108 ps (lsi_wc10)
Clock Skew
Insertion
Delay
1.06 − 1.17 ns (lsi_wc10)
0.48 − 0.54 ns (lsi_bc)
Minimum
Clock Delay
uArm9/uCOREDP/uREGBANK/
uREGBANKMEM/Reg20_reg_12_/CP
(lsi_wc10)
uArm9/uCOREDP/uREGBANK/
uREGBANKMEM/Reg0_reg_13_/CP
(lsi_bc)
Maximum
Clock Delay
uETMIF/ETMRDATA_reg_15_/CP
(lsi_wc10)
uArm9/uDbg/uDbgdp/
uICEdp/uWptdp1/DMask_reg_13_/CP
(lsi_bc)
Guidelines
This section provides guidelines for the subsystem integration of the
clock and STA.
Subsystem Integration of Clock Guidelines
The system must match the insertion delay of the CoreWare component.
STA Guidelines
In the scripts provided for the static timing analysis of the CW001105, all
the necessary clock definitions, clock periods, false paths, multicycle
paths, zero-cycle paths, and constants are defined for the developer.
Refer to the script for specifics.
CW001105 ARM966E-S Microprocessor Core
31 of 32
DB08-000172-00
October 2001 - Rev. A
Copyright © 2000, 2001 by LSI Logic Corporation. All rights reserved.
As a qualitative analysis of the design for STA, the developer must be
aware of the following:
•
•
•
•
•
No generated or gated clocks are in the design.
There are no false paths in the critical path for this design.
No multicycle paths are identified for this design.
No zero-cycle paths are identified for this design.
SCANEN is tied LOW for normal operation. It is recommended that
hold times be checked with SCANEN tied HIGH as well as LOW.
Headquarters
LSI Logic Corporation
North American Headquarters
Milpitas CA
LSI Logic Europe Ltd
European Headquarters
Bracknell England
LSI Logic K.K.
Headquarters
Tokyo Japan
Tel: 408.433.8000
Fax: 408.433.8989
Tel: 44.1344.426544
Fax: 44.1344.481039
Tel: 81.3.5463.7821
Fax: 81.3.5463.7820
To receive product literature, visit us at http://www.lsilogic.com.
For a current list of our distributors, sales offices, and design resource centers, view our web page located at
http://www.lsilogic.com/contacts/na_salesoffices.html.
ISO 9000 Certified
This document is preliminary. As such, it contains data
derived from functional simulations and performance
estimates. LSI Logic has not verified the functional
descriptions or electrical and mechanical specifications
using production parts.
LSI Logic Corporation reserves the right to make changes
to any products and services herein at any time without
notice. LSI Logic does not assume any responsibility or lia-
bility arising out of the application or use of any product or
service described herein, except as expressly agreed to in
writing by LSI Logic; nor does the purchase, lease, or use
of a product or service from LSI Logic convey a license
under any patent rights, copyrights, trademark rights, or any
other of the intellectual property rights of LSI Logic or of
third parties.
Printed on
Recycled Paper
The LSI Logic logo design, CoreWare, and G12 are trade-
marks or registered trademarks of LSI Logic Corporation. All
other brand and product names may be trademarks of their
respective companies.
EH
Doc. No. DB08-000172-00
相关型号:
CW00110R00JE70
RESISTOR, WIRE WOUND, 1 W, 5 %, 30 ppm, 10 ohm, THROUGH HOLE MOUNT, AXIAL LEADED, GREEN
VISHAY
CW00110R00JS70
RESISTOR, WIRE WOUND, 1 W, 5 %, 30 ppm, 10 ohm, THROUGH HOLE MOUNT, AXIAL LEADED
VISHAY
CW001117R0KE12
RESISTOR, WIRE WOUND, 1 W, 10 %, 30 ppm, 117 ohm, THROUGH HOLE MOUNT, AXAIL LEADED, ROHS COMPLIANT
VISHAY
CW001118R0JE70
RESISTOR, WIRE WOUND, 1 W, 5 %, 30 ppm, 118 ohm, THROUGH HOLE MOUNT, AXAIL LEADED, ROHS COMPLIANT
VISHAY
CW001118R0KE12
RESISTOR, WIRE WOUND, 1 W, 10 %, 30 ppm, 118 ohm, THROUGH HOLE MOUNT, AXAIL LEADED, ROHS COMPLIANT
VISHAY
CW001118R0KE70
RESISTOR, WIRE WOUND, 1 W, 10 %, 30 ppm, 118 ohm, THROUGH HOLE MOUNT, AXAIL LEADED, ROHS COMPLIANT
VISHAY
CW00111R00JE73
RESISTOR, WIRE WOUND, 1 W, 5 %, 30 ppm, 11 ohm, THROUGH HOLE MOUNT, AXIAL LEADED, GREEN
VISHAY
CW001125R0JE12
RESISTOR, WIRE WOUND, 1 W, 5 %, 30 ppm, 125 ohm, THROUGH HOLE MOUNT, AXAIL LEADED, ROHS COMPLIANT
VISHAY
©2020 ICPDF网 联系我们和版权申明