74F112SJ [FAIRCHILD]
Dual JK Negative Edge-Triggered Flip-Flop; 双JK负边沿触发触发器
| 型号： | 74F112SJ |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | Dual JK Negative Edge-Triggered Flip-Flop |
| 文件： | 总6页 (文件大小：62K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
April 1988
Revised July 1999
74F112
Dual JK Negative Edge-Triggered Flip-Flop
Simultaneous LOW signals on SD and CD force both Q and
Q HIGH.
General Description
The 74F112 contains two independent, high-speed JK flip-
flops with Direct Set and Clear inputs. Synchronous state
changes are initiated by the falling edge of the clock. Trig-
gering occurs at a voltage level of the clock and is not
directly related to the transition time. The J and K inputs
can change when the clock is in either state without affect-
ing the flip-flop, provided that they are in the desired state
during the recommended setup and hold times relative to
the falling edge of the clock. A LOW signal on SD or CD
Asynchronous Inputs:
LOW input to SD sets Q to HIGH level
LOW input to CD sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes both Q
and Q HIGH
prevents clocking and forces Q or Q HIGH, respectively.
Ordering Code:
Order Number Package Number
Package Description
74F112SC
74F112SJ
74F112PC
M16A
M16D
N16E
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
© 1999 Fairchild Semiconductor Corporation
DS009472
www.fairchildsemi.com
Unit Loading/Fan Out
Input IIH/IIL
U.L.
Pin Names
Description
Output IOH/IOL
HIGH/LOW
1.0/1.0
J1, J2, K1, K2 Data Inputs
20 µA/−0.6 mA
20 µA/−2.4 mA
20 µA/−3.0 mA
20 µA/−3.0 mA
−1 mA/20 mA
CP1, CP2
D1, CD2
D1, SD2
Clock Pulse Inputs (Active Falling Edge)
Direct Clear Inputs (Active LOW)
Direct Set Inputs (Active LOW)
1.0/4.0
C
1.0/5.0
S
1.0/5.0
Q1, Q2, Q1, Q2 Outputs
50/33.3
Truth Table
Inputs
CP
Outputs
SD
CD
J
K
Q
Q
L
H
L
H
L
X
X
X
X
X
X
h
l
X
X
X
h
h
l
H
L
L
H
L
H
H
H
H
H
H
H
H
H
H
Q0
L
Q0
H
h
l
H
L
l
Q0
Q0
H (h) = HIGH Voltage Level
L (l) = LOW Voltage Level
X = Immaterial
= HIGH-to-LOW Clock Transition
Q
(Q ) = Before HIGH-to-LOW Transition of Clock
0
0
Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.
Logic Diagram
(One Half Shown)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
Absolute Maximum Ratings(Note 1)
Recommended Operating
Conditions
Storage Temperature
−65°C to +150°C
Ambient Temperature under Bias
Junction Temperature under Bias
−55°C to +125°C
−55°C to +150°C
−0.5V to +7.0V
Free Air Ambient Temperature
Supply Voltage
0°C to +70°C
+4.5V to +5.5V
V
CC Pin Potential to Ground Pin
Input Voltage (Note 2)
Input Current (Note 2)
Voltage Applied to Output
in HIGH State (with VCC = 0V)
Standard Output
−0.5V to +7.0V
−30 mA to +5.0 mA
Note 1: Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
−0.5V to VCC
3-STATE Output
−0.5V to +5.5V
Note 2: Either voltage limit or current limit is sufficient to protect inputs.
Current Applied to Output
in LOW State (Max)
twice the rated IOL (mA)
DC Electrical Characteristics
VCC
Symbol
VIH
Parameter
Input HIGH Voltage
Min
Typ
Max
Units
Conditions
2.0
V
V
V
V
Recognized as a HIGH Signal
Recognized as a LOW Signal
IIN = −18 mA
VIL
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH
Voltage
0.8
VCD
VOH
−1.2
Min
Min
10% VCC
5% VCC
2.5
2.7
IOH = −1 mA
IOH = −1 mA
VOL
Output LOW
10% VCC
0.5
V
Min
IOL = 20 mA
Voltage
IIH
Input HIGH
5.0
7.0
50
µA
µA
µA
V
Max
Max
Max
0.0
VIN = 2.7V
VIN = 7.0V
Current
IBVI
ICEX
VID
IOD
IIL
Input HIGH Current
Breakdown Test
Output HIGH
Leakage Current
Input Leakage
Test
V
OUT = VCC
IID = 1.9 µA
4.75
All other pins grounded
Output Leakage
Circuit Current
Input LOW Current
VIOD = 150 mV
3.75
µA
0.0
All other pins grounded
−0.6
−2.4
VIN = 0.5V (Jn, Kn)
mA
Max
VIN = 0.5V (CPn)
−3.0
−150
19
VIN = 0.5V (CDn, SDn
)
IOS
Output Short-Circuit Current
Power Supply Current
Power Supply Current
−60
mA
mA
mA
Max
Max
Max
V
V
V
OUT = 0V
O = HIGH
O = LOW
ICCH
ICCL
12
12
19
3
www.fairchildsemi.com
AC Electrical Characteristics
T
A = +25°C
TA = 0°C to +70°C
VCC = +5.0V
VCC = +5.0V
Symbol
Parameter
Units
CL = 50 pF
CL = 50 pF
Min
85
Typ
105
5.0
Max
Min Max
fMAX
tPLH
tPHL
tPLH
tPHL
Maximum Clock Frequency
80
2.0
2.0
MHz
ns
Propagation Delay
2.0
2.0
6.5
6.5
7.5
7.5
5.0
CPn to Qn or Qn
Propagation Delay
2.0
2.0
4.5
4.5
6.5
6.5
2.0
2.0
7.5
7.5
ns
CDn, SDn to Qn, Qn
AC Operating Requirements
TA = +25°C
VCC = +5.0V
Min Max
TA = 0°C to +70°C
VCC = +5.0V
Symbol
Parameter
Units
Min
5.0
3.5
Max
tS(H)
Setup Time, HIGH or LOW
4.0
3.0
tS(L)
Jn or Kn to CPn
ns
tH(H)
tH(L)
Hold Time, HIGH or LOW
0
0
0
0
Jn or Kn to CPn
tW(H)
4.5
4.5
5.0
5.0
CP Pulse Width
HIGH or LOW
ns
ns
ns
tW(L)
tW(L)
Pulse Width, LOW
4.5
4.0
5.0
5.0
C
Dn or SDn
Recovery Time
Dn, CDn to CP
tREC
S
www.fairchildsemi.com
4
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M16A
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com
6
相关型号：
74F112SPC
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDIP16, SLIM, PLASTIC, DIP-16
FAIRCHILD
74F112SPCQR
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDIP16, SLIM, PLASTIC, DIP-16
FAIRCHILD
74F112VCQR
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16, 0.300 INCH, SOIC-16
FAIRCHILD
74F113D
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16
YAGEO
74F113D-T
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16
YAGEO
©2020 ICPDF网 联系我们和版权申明