FQB12N50 [FAIRCHILD]
500V N-Channel MOSFET; 500V N沟道MOSFET型号: | FQB12N50 |
厂家: | FAIRCHILD SEMICONDUCTOR |
描述: | 500V N-Channel MOSFET |
文件: | 总9页 (文件大小:618K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
TM
QFET
FQB12N50 / FQI12N50
500V N-Channel MOSFET
General Description
Features
These N-Channel enhancement mode power field effect
transistors are produced using Fairchild’s proprietary,
planar stripe, DMOS technology.
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand high energy pulse in the
avalanche and commutation mode. These devices are well
suited for high efficiency switch mode power supplies,
power factor correction, electronic lamp ballasts based on
half bridge.
•
•
•
•
•
•
12.1A, 500V, R
= 0.49Ω @V = 10 V
DS(on) GS
Low gate charge ( typical 39 nC)
Low Crss ( typical 25 pF)
Fast switching
100% avalanche tested
Improved dv/dt capability
D
!
D
●
◀
▲
●
●
!
G
D2-PAK
FQB Series
I2-PAK
FQI Series
G
S
G D S
!
S
Absolute Maximum Ratings
T = 25°C unless otherwise noted
C
Symbol
Parameter
FQB12N50 / FQI12N50
Units
V
V
I
Drain-Source Voltage
500
12.1
DSS
- Continuous (T = 25°C)
Drain Current
A
D
C
- Continuous (T = 100°C)
7.6
A
C
I
(Note 1)
Drain Current
- Pulsed
48.4
A
DM
V
E
I
Gate-Source Voltage
± 30
V
GSS
(Note 2)
(Note 1)
(Note 1)
(Note 3)
Single Pulsed Avalanche Energy
Avalanche Current
878
mJ
A
AS
12.1
AR
E
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
17.9
mJ
V/ns
W
AR
dv/dt
4.5
P
Power Dissipation (T = 25°C) *
3.13
D
A
Power Dissipation (T = 25°C)
179
W
C
- Derate above 25°C
Operating and Storage Temperature Range
1.43
W/°C
°C
T , T
-55 to +150
J
stg
Maximum lead temperature for soldering purposes,
T
300
°C
L
1/8" from case for 5 seconds
Thermal Characteristics
Symbol
Parameter
Typ
--
Max
0.7
Units
°C/W
°C/W
°C/W
R
R
R
Thermal Resistance, Junction-to-Case
Thermal Resistance, Junction-to-Ambient *
Thermal Resistance, Junction-to-Ambient
θJC
θJA
θJA
--
40
--
62.5
* When mounted on the minimum pad size recommended (PCB Mount)
©2002 Fairchild Semiconductor Corporation
Rev. A, May 2002
Electrical Characteristics
T = 25°C unless otherwise noted
C
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
Off Characteristics
BV
V
= 0 V, I = 250 µA
GS D
Drain-Source Breakdown Voltage
500
--
--
--
--
V
DSS
∆BV
Breakdown Voltage Temperature
Coefficient
DSS
I
= 250 µA, Referenced to 25°C
0.48
V/°C
D
/
∆T
J
I
V
V
V
V
= 500 V, V = 0 V
--
--
--
--
--
--
--
--
1
µA
µA
nA
nA
DSS
DS
GS
Zero Gate Voltage Drain Current
= 400 V, T = 125°C
10
DS
GS
GS
C
I
= 30 V, V = 0 V
Gate-Body Leakage Current, Forward
Gate-Body Leakage Current, Reverse
100
-100
GSSF
DS
I
= -30 V, V = 0 V
GSSR
DS
On Characteristics
V
V
V
V
= V , I = 250 µA
Gate Threshold Voltage
3.0
--
--
5.0
0.49
--
V
Ω
S
GS(th)
DS
GS
DS
GS
D
R
Static Drain-Source
On-Resistance
DS(on)
= 10 V, I = 6.05 A
(Note 4)
0.39
9.8
D
g
= 50 V, I = 6.05 A
Forward Transconductance
--
FS
D
Dynamic Characteristics
C
C
C
Input Capacitance
--
--
--
1550
220
25
2020
285
33
pF
pF
pF
iss
V
= 25 V, V = 0 V,
GS
DS
Output Capacitance
oss
rss
f = 1.0 MHz
Reverse Transfer Capacitance
Switching Characteristics
t
t
t
t
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
--
--
--
--
--
--
--
35
120
70
80
250
150
170
51
ns
ns
d(on)
V
= 250 V, I = 12.1 A,
DD
D
r
R
= 25 Ω
G
ns
d(off)
f
(Note 4,5)
80
ns
Q
Q
Q
39
nC
nC
nC
g
V
V
= 400 V, I = 12.1 A,
DS
D
9.3
17.4
--
= 10 V
gs
gd
GS
(Note 4,5)
--
Drain-Source Diode Characteristics and Maximum Ratings
I
Maximum Continuous Drain-Source Diode Forward Current
--
--
--
--
--
--
--
12.1
48.4
1.4
--
A
A
S
I
Maximum Pulsed Drain-Source Diode Forward Current
SM
V
t
V
V
= 0 V, I = 12.1 A
Drain-Source Diode Forward Voltage
Reverse Recovery Time
--
V
SD
GS
S
= 0 V, I = 12.1 A,
300
2.6
ns
µC
rr
GS
S
dI / dt = 100 A/µs
(Note 4)
Q
Reverse Recovery Charge
--
F
rr
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 10.8mH, I = 12.1A, V = 50V, R = 25 Ω, Starting T = 25°C
AS
DD
G
J
3. I ≤ 12.1A, di/dt ≤ 200A/µs, V
≤ BV Starting T = 25°C
SD
DD
DSS, J
4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2%
5. Essentially independent of operating temperature
©2002 Fairchild Semiconductor Corporation
Rev. A, May 2002
Typical Characteristics
V
Top :
15GVS
10 V
8.0 V
7.0 V
6.5 V
6.0 V
101
100
Bottom : 5.5 V
℃
150
101
℃
25
℃
-55
※
Notes:
※
Notes :
μ
1. V = 50V
2. 250 s Pulse Test
DS μ
1. 250 s Pulse Test
2. TC = 25
℃
100
-1
10
100
101
0
2
4
6
8
10
12
VGS , Gate-Source Voltage [V]
VDS , Drain-Source Voltage [V]
Figure 1. On-Region Characteristics
Figure 2. Transfer Characteristics
1.2
1.0
0.8
0.6
0.4
0.2
0.0
101
VGS = 10V
VGS = 20V
100
150℃
25℃
※
Notes :
1. V = 0V
GS μ
2. 250 s Pulse Test
※
℃
Note : T = 25
J
-1
10
0
10
20
30
40
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
VSD , Source-Drain Voltage [V]
ID, Drain Current [A]
Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage
Figure 4. Body Diode Forward Voltage
Variation vs. Source Current
and Temperature
3000
2500
2000
1500
1000
500
12
10
8
C
iss = Cgs + Cgd (Cds = shorted)
C
= Cds + C
Crossss = C
gd
VDS = 100V
VDS = 250V
gd
VDS = 400V
C
iss
Coss
6
※
Notes :
4
1. VGS = 0 V
2. f = 1 MHz
C
rss
2
※
Note : ID = 12.1 A
0
10
0
-1
100
101
0
5
10
15
20
25
30
35
40
45
QG, Total Gate Charge [nC]
VDS, Drain-Source Voltage [V]
Figure 5. Capacitance Characteristics
Figure 6. Gate Charge Characteristics
©2002 Fairchild Semiconductor Corporation
Rev. A, May 2002
Typical Characteristics (Continued)
3.0
2.5
2.0
1.5
1.0
0.5
0.0
1.2
1.1
1.0
※Notes :
0.9
1. VGS = 0 V
※
Notes :
1. V = 10 V
2. ID= 250 μA
2. IDG=S 6.05 A
0.8
-100
-50
0
50
100
150
200
-100
-50
0
50
100
150
200
T, Junction Temperature [oC]
T, Junction Temperature [oC]
J
J
Figure 7. Breakdown Voltage Variation
vs. Temperature
Figure 8. On-Resistance Variation
vs. Temperature
14
12
10
8
Operation in This Area
is Limited by R DS(on)
102
101
100
10 µs
100 µs
1 ms
10 ms
DC
6
4
※
Notes :
1. TC = 25 o
C
2. TJ = 150 oC
3. Single Pulse
2
-1
10
0
25
100
101
102
103
50
75
100
125
150
℃
TC, Case Temperature [
]
VDS, Drain-Source Voltage [V]
Figure 9. Maximum Safe Operating Area
Figure 10. Maximum Drain Current
vs. Case Temperature
1 0 0
D = 0 .5
0 .2
※
N otes
1. Z θ JC (t)
2. D uty Factor, D =t1/t2
:
℃
/W M ax.
=
0.70
1 0 -1
3. T JM
-
T C
=
P DM
*
Zθ JC (t)
0 .1
0 .0 5
PDM
0 .0 2
0 .0 1
t1
sin g le p u ls e
t2
1 0 -2
1 0-5
1 0 -4
1 0 -3
1 0 -2
1 0 -1
1 0 0
1 0 1
t1, S q u a re W a ve P u lse D u ra tio n [se c ]
Figure 11. Transient Thermal Response Curve
©2002 Fairchild Semiconductor Corporation
Rev. A, May 2002
Gate Charge Test Circuit & Waveform
VGS
Same Type
50Kꢀ
as DUT
Qg
12V
200nF
10V
300nF
VDS
VGS
Qgs
Qgd
DUT
3mA
Charge
Resistive Switching Test Circuit & Waveforms
RL
VDS
90%
VDS
VDD
VGS
RG
10%
VGS
DUT
10V
td(on)
tr
td(off)
tf
t on
t off
Unclamped Inductive Switching Test Circuit & Waveforms
BVDSS
--------------------
BVDSS - VDD
L
1
2
2
----
EAS
=
L IAS
VDS
I D
BVDSS
IAS
RG
VDD
ID (t)
VDD
VDS (t)
DUT
10V
t p
t p
Time
©2002 Fairchild Semiconductor Corporation
Rev. A, May 2002
Peak Diode Recovery dv/dt Test Circuit & Waveforms
+
DUT
VDS
_
I SD
L
Driver
RG
Same Type
as DUT
VDD
VGS
• dv/dt controlled by RG
• ISD controlled by pulse period
Gate Pulse Width
--------------------------
VGS
D =
Gate Pulse Period
10V
( Driver )
IFM , Body Diode Forward Current
I SD
di/dt
( DUT )
IRM
Body Diode Reverse Current
Body Diode Recovery dv/dt
VSD
VDS
( DUT )
VDD
Body Diode
Forward Voltage Drop
©2002 Fairchild Semiconductor Corporation
Rev. A, May 2002
Package Dimensions
D2-PAK
4.50 ±0.20
9.90 ±0.20
+0.10
–0.05
1.30
0.10 ±0.15
2.40 ±0.20
0.80 ±0.10
1.27 ±0.10
+0.10
0.50
–0.05
2.54 TYP
2.54 TYP
10.00 ±0.20
(8.00)
(4.40)
10.00 ±0.20
(2XR0.45)
0.80 ±0.10
Dimensions in Millimeters
©2002 Fairchild Semiconductor Corporation
Rev. A, May 2002
Package Dimensions (Continued)
I2PAK
4.50 ±0.20
9.90 ±0.20
+0.10
–0.05
1.30
1.27 ±0.10
1.47 ±0.10
0.80 ±0.10
+0.10
–0.05
0.50
2.40 ±0.20
2.54 TYP
2.54 TYP
10.00 ±0.20
Dimensions in Millimeters
©2002 Fairchild Semiconductor Corporation
Rev. A, May 2002
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is
not intended to be an exhaustive list of all such trademarks.
OPTOLOGICâ
OPTOPLANAR™
PACMAN™
SMART START™ VCX™
SPM™
Stealth™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SyncFET™
FASTr™
FRFET™
GlobalOptoisolator™
GTO™
ACEx™
Bottomless™
CoolFET™
CROSSVOLT™
DOME™
EcoSPARK™
E2CMOSTM
EnSignaTM
FACT™
FACT Quiet Series™
FAST â
POP™
HiSeC™
Power247™
PowerTrench â
QFET™
I2C™
ISOPLANAR™
LittleFET™
MicroFET™
MicroPak™
MICROWIRE™
TinyLogic™
QS™
TruTranslation™
UHC™
QT Optoelectronics™
Quiet Series™
SILENTSWITCHERâ
UltraFET â
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER
NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD
DOES NOT ASSUME ANY LIABILITYARISING OUT OF THE APPLICATION OR USE OFANY PRODUCT
OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT
RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICESORSYSTEMSWITHOUTTHEEXPRESSWRITTENAPPROVALOFFAIRCHILDSEMICONDUCTORCORPORATION.
As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, or (c) whose
failure to perform when properly used in accordance
with instructions for use provided in the labeling, can be
reasonably expected to result in significant injury to the
user.
2. A critical component is any component of a life
support device or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification
Product Status
Definition
Advance Information
Formative or
In Design
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
Preliminary
First Production
This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
No Identification Needed
Obsolete
Full Production
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Not In Production
This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
Rev. H7
相关型号:
FQB13N06LTM
Power Field-Effect Transistor, 13.6A I(D), 60V, 0.14ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-263AB, D2PAK-3
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明