74ALVCH162525PV [IDT]

SSOP-56, Tube;


型号：	74ALVCH162525PV
厂家：	INTEGRATED DEVICE TECHNOLOGY
描述：	SSOP-56, Tube
文件：	总7页 (文件大小：83K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

IDT74ALVC162525

INDUSTRIALTEMPERATURERANGE

3.3VCMOS18-BITREGISTEREDBUSTRANSCEIVERWITH3-STATEOUTPUTS

3.3V CMOS 18-BIT REGIS-

TERED BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

AND BUS-HOLD

IDT74ALVC162525

FEATURES:

DESCRIPTION:

• 0.5 MICRON CMOS Technology

This 18-bit registered bus transceiver is built using advanced dual metal

CMOStechnology.Dataflowineachdirectioniscontrolledbyoutput-enable

(OEABandOEBA)andclock-enable(CLKENABandCLKENBA)inputs.For

theA-to-Bdataflow,thedataflowsthroughasingleregister.TheB-to-Adata

canflowthroughafour-stagepipelineregisterpath,orthroughasingleregister

path,dependingonthestateoftheselect(SEL)input.Dataisstoredintheinternal

registersonthelow-to-hightransitionoftheclock(CLK)input,providedthatthe

appropriateCLKENinputsarelow.TheA-to-Bdatatransferissynchronized

totheCLKABinput,andB-to-AdatatransferissynchronizedwiththeCLK1BA

andCLK2BAinputs.

• Typical tSK(o) (Output Skew) < 250ps

• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using

machine model (C = 200pF, R = 0)

• VCC = 3.3V ± 0.3V, Normal Range

• VCC = 2.7V to 3.6V, Extended Range

• VCC = 2.5V ± 0.2V

• CMOS power levels (0.4µ W typ. static)

• Rail-to-Rail output swing for increased noise margin

• Available in SSOP, TSSOP, and TVSOP packages

TheALVCH162525hasseriesresistorsinthedeviceoutputstructureofthe

“B”portwhichwillsignificantlyreducelinenoisewhenusedwithlightloads.This

driverhasbeendesignedtodrive±12mAatthedesignatedthresholdlevels.

The “A” port has a ±24mA driver.

Toensure the high-impedance state duringpoweruporpowerdown, OE

shouldbetiedtoVCCthroughapullupresistor;theminimumvalueoftheresistor

isdeterminedbythecurrent-sinkingcapabilityofthedriver.

The ALVCH162525 has “bus-hold” which retains the inputs’ last state

whenevertheinputbusgoestoahighimpedance.Thispreventsfloatinginputs

andeliminatestheneedforpull-up/downresistors.

DRIVE FEATURES:

• High Output Drivers: ±24mA (A port)

• Balanced Output Drivers: ±12mA (B port)

APPLICATIONS:

• 3.3V high speed systems

• 3.3V and lower voltage computing systems

FUNCTIONALBLOCKDIAGRAM

CLKAB

CLK1BA

CLK2BA

CLKENBA

CLKENAB

OEAB

OEBA

SEL

A¹

B₁

1 of 18 Channels

To 17 Other Channels

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

MARCH 1999

DSC-4220/1

IDT74ALVC162525

3.3VCMOS18-BITREGISTEREDBUSTRANSCEIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

ABSOLUTEMAXIMUMRATINGS⁽¹⁾

PINCONFIGURATION

Symbol

Description

Max

Unit

(2)

VTERM

Terminal Voltage with Respect to GND

–0.5 to +4.6

(3)

CLKENAB

OEAB

VTERM

Terminal Voltage with Respect to GND –0.5 to VCC+0.5

SEL

CLKAB

B¹

TSTG

IOUT

IIK

Storage Temperature

DC Output Current

–65 to +150

–50 to +50

±50

° C

GND

Continuous Clamp Current,

VI < 0 or VI > VCC

GND

IOK

Continuous Clamp Current, VO < 0

–50

A³

VCC

A⁴

ICC

ISS

Continuous Current through each

VCC or GND

±100

VCC

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause

permanent damage to the device. This is a stress rating only and functional operation

of the device at these or any other conditions above those indicated in the operational

sections of this specification is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect reliability.

A⁵

A⁶

GND

B⁷

2. V^CCterminals.

3. All terminals except V^CC.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol

Parameter⁽¹⁾

Conditions

VIN = 0V

VOUT = 0V

VIN = 0V

Typ.

Max. Unit

A10

A11

B10

B11

CIN

Input Capacitance

Output Capacitance

I/O Port Capacitance

COUT

A12

GND

A13

B12

COUT

GND

B13

NOTE:

1. As applicable to the device type.

A14

B14

A15

B15

VCC

A16

VCC

B16

A17

PINDESCRIPTION

B17

GND

A18

Pin Names

CLKAB

CLK1BA

CLK2BA

CLKENBA

CLKENAB

OEAB

Description

B18

ClockInputforthe AtoBdirection

OEBA

CLK1BA

ClockInputforthe BtoApipeline register

ClockInputfortheBtoAoutputregister

CLKENBA

CLK2BA

ClockEnablefortheCLK1BAandCLK2BAclocks(ActiveLOW)

Clock Enable for the CLKAB clock (Active LOW)

OutputEnablefortheBport(ActiveLOW)

OutputEnablefortheAport(ActiveLOW)

Selectpinforpipelined/non-pipelinedmodeintheB-to-Adirection

(Active LOW)

SSOP/ TSSOP/ TVSOP

TOP VIEW

OEBA

SEL

A-to-BDataInputsorB-to-A3-StateOutputs⁽¹⁾

B-to-ADataInputsorA-to-B3-StateOutputs⁽¹⁾

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

IDT74ALVC162525

INDUSTRIALTEMPERATURERANGE

3.3VCMOS18-BITREGISTEREDBUSTRANSCEIVERWITH3-STATEOUTPUTS

FUNCTIONTABLE⁽¹⁾

B-TO-A STORAGE (OEBA = L)

A-TO-B STORAGE (OEAB = L)

Inputs

Outputs

Inputs

Outputs

CLKENBA

CLK2BA

CLK1BA

SEL

CLKENAB

CLKAB

B ⁽²⁾

A ⁽²⁾

↑

(3)

NOTES:

(3)

↑

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don’t Care

↑ = LOW-to-HIGH Transition

2. Output level before the indicated steady-state input conditions were established

3. Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B

to A when SEL is low.

DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGE

FollowingConditionsApplyUnlessOtherwiseSpecified:

OperatingCondition:TA = –40°C to +85°C

Symbol

Parameter

Test Conditions

Min.

1.7

Typ.⁽¹⁾

—

Max.

—

Unit

VIH

Input HIGH Voltage Level

VCC = 2.3V to 2.7V

VCC = 2.7V to 3.6V

—

VIL

Input LOW Voltage Level

VCC = 2.3V to 2.7V

VCC = 2.7V to 3.6V

—

0.7

0.8

IIH

IIL

Input HIGH Current

VCC = 3.6V

VI = VCC

—

±5

µA

µ A

Input LOW Current

VI = GND

VO = VCC

VO = GND

IOZH

IOZL

VIK

High Impedance Output Current

(3-State Output pins)

—

±10

–1.2

—

Clamp Diode Voltage

VCC = 2.3V, IIN = –18mA

VCC = 3.3V

–0.7

Input Hysteresis

—

100

0.1

—

µ A

ICCL

ICCH

ICCZ

Quiescent Power Supply Current

VCC = 3.6V

VIN = GND or VCC

∆ICC

Quiescent Power Supply Current

Variation

One input at VCC - 0.6V, other inputs at VCC or GND

—

750

µ A

NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

IDT74ALVC162525

3.3VCMOS18-BITREGISTEREDBUSTRANSCEIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

BUS-HOLDCHARACTERISTICS

Symbol

IBHH

Parameter⁽¹⁾

Test Conditions

VI = 2V

Min.

–75

Typ.⁽²⁾

—

Max.

—

Unit

Bus-HoldInputSustainCurrent

VCC = 3V

µ A

IBHL

VI = 0.8V

—

IBHH

Bus-HoldInputSustainCurrent

Bus-HoldInputOverdrive Current

VCC = 2.3V

VCC = 3.6V

VI = 1.7V

–45

—

µ A

IBHL

VI = 0.7V

—

IBHHO

VI = 0 to 3.6V

—

±500

IBHLO

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at VCC = 3.3V, +25°C ambient.

OUTPUTDRIVECHARACTERISTICS(APORT)

Symbol

Parameter

TestConditions⁽¹⁾

Min.

VCC – 0.2

Max.

—

Unit

VOH

OutputHIGHVoltage

VCC = 2.3V to 3.6V

IOH = – 0.1mA

IOH = – 6mA

IOH = – 12mA

VCC = 2.3V

VCC = 2.7V

VCC = 3V

—

1.7

—

2.2

—

2.4

—

VCC = 3V

IOH = – 24mA

IOL = 0.1mA

IOL = 6mA

—

VOL

OutputLOWVoltage

VCC = 2.3V to 3.6V

VCC = 2.3V

—

0.2

0.4

0.7

0.4

0.55

—

IOL = 12mA

IOL = 24mA

—

VCC = 2.7V

VCC = 3V

—

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range.

TA = – 40°C to + 85°C.

OUTPUTDRIVECHARACTERISTICS(BPORT)

Symbol

Parameter

TestConditions⁽¹⁾

Min.

VCC – 0.2

1.9

1.7

2.2

Max.

—

Unit

VOH

OutputHIGHVoltage

VCC = 2.3V to 3.6V

IOH = – 0.1mA

IOH = – 4mA

IOH = – 6mA

IOH = – 4mA

IOH = – 8mA

IOH = – 6mA

IOH = – 12mA

IOL = 0.1mA

IOL = 4mA

VCC = 2.3V

VCC = 2.7V

VCC = 3V

—

2.4

—

VOL

OutputLOWVoltage

VCC = 2.3V to 3.6V

VCC = 2.3V

—

0.2

0.4

0.55

0.4

0.6

0.55

0.8

—

IOL = 6mA

—

VCC = 2.7V

VCC = 3V

IOL = 4mA

—

IOL = 8mA

—

IOL = 6mA

—

IOL = 12mA

—

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range.

TA = – 40°C to + 85°C.

IDT74ALVC162525

INDUSTRIALTEMPERATURERANGE

3.3VCMOS18-BITREGISTEREDBUSTRANSCEIVERWITH3-STATEOUTPUTS

OPERATING CHARACTERISTICS, TA = 25°C

VCC = 2.5V ± 0.2V

VCC = 3.3V ± 0.3V

Symbol

CPD

Parameter

Test Conditions

Typical

—

Typical

160

Unit

PowerDissipationCapacitanceOutputsenabled

PowerDissipationCapacitanceOutputsdisabled

CL = 0pF, f = 10Mhz

CPD

160

SWITCHING CHARACTERISTICS (FOR A AND B PORTS)⁽¹⁾

VCC = 2.5V ± 0.2V

VCC = 2.7V

VCC = 3.3V ± 0.3V

Symbol

fMAX

tPLH

tPHL

tPLH

tPHL

tPZH

tPZL

tPZH

tPZL

tPHZ

tPLZ

tPHZ

tPLZ

tSU

Parameter

Min.

120

Max.

—

Min.

125

—

Max.

—

Min.

150

Max.

—

Unit

MHz

PropagationDelay

5.5

5.4

4.7

CLKAB to 2Bx

PropagationDelay

4.5

6.7

6.1

6.3

—

4.4

6.8

6.1

5.4

4.2

5.7

5.1

4.9

CLK2BA to Ax

OutputEnableTime

OEAB to Bx

OutputEnableTime

OEBA to Ax

OutputDisableTime

OEAB to Bx

OutputDisableTime

OEBA to Ax

Set-up Time, Ax data before CLKAB↑

Set-up Time, Bx data before CLK2BA↑

Set-up Time, Bx data before CLK1BA↑

Set-upTime, SEL before CLK2BA↑

Set-up Time, CLKENAB before CLKAB↑

Set-up Time, CLKENBA before CLK1BA↑

Set-up Time, CLKENBA before CLK2BA↑

Hold Time, Ax data after CLKAB↑

Hold Time, Bx data before CLK2BA↑

Hold Time, Bx data before CLK1BA↑

Hold Time, SEL before CLK2BA↑

Hold Time, CLKENAB before CLKAB↑

Hold Time, CLKENBA before CLK1BA↑

Hold Time, CLKENBA before CLK2BA↑

Pulse Duration, CLK HIGH or LOW

1.3

2.1

1.3

3.3

2.1

2.7

0.7

0.4

0.8

—

1.3

1.8

1.2

3.3

1.9

2.5

0.4

—

1.3

1.7

1.1

3.3

1.6

2.1

2.2

0.9

0.6

—

500

tSU

0.4

0.1

0.3

0.1

0.3

3.2

—

3.2

—

(2)

tSK(O)

OutputSkew

—

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = – 40°C to + 85°C.

2. Skew between any two outputs of the same package and switching in the same direction.

IDT74ALVC162525

3.3VCMOS18-BITREGISTEREDBUSTRANSCEIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

TESTCIRCUITSANDWAVEFORMS

TESTCONDITIONS

VIH

SAME PHASE

INPUT TRANSITION

t^PHL

t^PLH

Symbol VCC⁽¹⁾=3.3V±0.3V VCC⁽¹⁾=2.7V VCC⁽²⁾=2.5V±0.2V Unit

VOH

OUTPUT

VLOAD

VIH

2 x Vcc

Vcc

VOL

2.7

1.5

300

2.7

1.5

300

t^PHL

t^PLH

VIH

Vcc / 2

150

OPPOSITE PHASE

INPUT TRANSITION

VLZ

VHZ

150

ALVC Link

Propagation Delay

V^LOAD

Open

GND

DISABLE

V^CC

ENABLE

V^IH

V^T

CONTROL

INPUT

500Ω

t^PZL

t^PLZ

V^IN

V^OUT

Pulse^{(1, 2)}

Generator

V^LOAD/2

D.U.T.

V^LOAD/2

OUTPUT

NORMALLY

LOW

SWITCH

CLOSED

V^T

V^LZ

V^OL

500Ω

t^PHZ

tPZH

R^T

C^L

OUTPUT

NORMALLY

HIGH

V^OH

V^HZ

SWITCH

OPEN

V^T

ALVC Link

Test Circuit for All Outputs

ALVC Link

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

NOTES:

V^IH

V^T

1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.

2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2ns; tR ≤ 2ns.

DATA

INPUT

t^SU

t^H

V^IH

V^T

TIMING

INPUT

SWITCHPOSITION

Test

Switch

V^LOAD

GND

Open

t^REM

V^IH

V^T

ASYNCHRONOUS

CONTROL

Open Drain

Disable Low

Enable Low

V^IH

V^T

SYNCHRONOUS

CONTROL

Disable High

Enable High

t^SU

t^H

ALVC Link

All Other Tests

V^IH

Set-up, Hold, and Release Times

V^T

INPUT

t^PLH1

t^PHL1

V^OH

V^T

LOW-HIGH-LOW

V^T

PULSE

OUTPUT 1

OUTPUT 2

V^OL

t^SK(x)

t^W

V^OH

V^T

HIGH-LOW-HIGH

PULSE

V^T

V^OL

ALVC Link

t^PLH2

t^SK(x) = t^PLH2- t^PLH1or t^PHL2- t^PHL1

t^PHL2

Pulse Width

ALVC Link

Output Skew - tSK(X)

NOTES:

1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.

IDT74ALVC162525

INDUSTRIALTEMPERATURERANGE

3.3VCMOS18-BITREGISTEREDBUSTRANSCEIVERWITH3-STATEOUTPUTS

ORDERINGINFORMATION

ALVC

IDT

XXX

Device Type Package

Bus-Hold

Family

Temp. Range

Shrink Small Outline Package

Thin Shrink Small Outline Package

Thin Very Small Outline Package

18-Bit Registered Bus Transceiver with 3-State Outputs

525

162

Double-Density with Resistors, ±12mA (B Port)

±24mA (A Port)

Bus-Hold

-40°C to +85°C

CORPORATE HEADQUARTERS

2975StenderWay

Santa Clara, CA 95054

for SALES:

for Tech Support:

logichelp@idt.com

(408) 654-6459

800-345-7015 or 408-727-6116

fax: 408-492-8674

www.idt.com

74ALVCH162525PV [IDT]

相关型号：

74ALVCH162601

74ALVCH162601DG

74ALVCH162601DGG

74ALVCH162601DGG

74ALVCH162601DGG,1

74ALVCH162601DGG-T

74ALVCH162601DGG:1

74ALVCH162601DGGS

74ALVCH162601DGGY

74ALVCH162601DLG4

74ALVCH162601DLRG4

74ALVCH162601GRE4