IW4024B [IKSEMICON]

7 Stage Ripple-Carry Binary Counter/Divider High-Voltage Silicon-Gate CMOS; 7级纹波进位二进制计数器/除法高压硅栅CMOS
IW4024B
型号: IW4024B
厂家: IK SEMICON CO., LTD    IK SEMICON CO., LTD
描述:

7 Stage Ripple-Carry Binary Counter/Divider High-Voltage Silicon-Gate CMOS
7级纹波进位二进制计数器/除法高压硅栅CMOS

计数器 高压 栅
文件: 总7页 (文件大小:228K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
TECHNICAL DATA  
IW4024B  
7 Stage Ripple-Carry Binary  
Counter/Divider  
High-Voltage Silicon-Gate CMOS  
The IW4024B is ripple-carry binary counter. All counter stages are  
master-slave flip-flops. The state of a counter advances one count on the  
negative transition of each input pulse; a high level on the RESET line  
resets the counter to its all zeros state. Schmitt trigger action on the input-  
pulse line permits unlimited rise and fall times.  
Operating Voltage Range: 3.0 to 18 V  
Maximum input current of 1 μA at 18 V over full package-temperature  
range; 100 nA at 18 V and 25°C  
ORDERING INFORMATION  
IW4024BN Plastic  
Noise margin (over full package temperature range):  
IW4024BD SOIC  
1.0 V min @ 5.0 V supply  
TA = -55° to 125° C for all packages  
2.0 V min @ 10.0 V supply  
2.5 V min @ 15.0 V supply  
LOGIC DIAGRAM  
PIN ASSIGNMENT  
FUNCTION TABLE  
Inputs  
Clock Reset  
Output  
Output state  
L
L
H
No change  
Advance to  
next state  
X
All Outputs  
are low  
PIN 14 =VCC  
PIN 7 = GND  
PIN 8,10,13 = NO CONNECTION  
X=don’t care  
1
IW4024B  
MAXIMUM RATINGS*  
Symbol  
Parameter  
Value  
-0.5 to +20  
-0.5 to VCC +0.5  
-0.5 to VCC +0.5  
±10  
Unit  
V
VCC  
VIN  
VOUT  
IIN  
DC Supply Voltage (Referenced to GND)  
DC Input Voltage (Referenced to GND)  
DC Output Voltage (Referenced to GND)  
DC Input Current, per Pin  
V
V
mA  
mW  
PD  
Power Dissipation in Still Air, Plastic DIP+  
SOIC Package+  
750  
500  
PD  
Tstg  
TL  
Power Dissipation per Output Transistor  
Storage Temperature  
100  
-65 to +150  
260  
mW  
°C  
Lead Temperature, 1 mm from Case for 10 Seconds  
(Plastic DIP or SOIC Package)  
°C  
*Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.  
+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: : - 7 mW/°C from 65° to 125°C  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
VCC  
Parameter  
Min  
3.0  
0
Max  
18  
Unit  
V
DC Supply Voltage (Referenced to GND)  
DC Input Voltage, Output Voltage (Referenced to GND)  
Operating Temperature, All Package Types  
VIN, VOUT  
TA  
VCC  
+125  
V
-55  
°C  
This device contains protection circuitry to guard against damage due to high static voltages or electric fields.  
However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this  
high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND(VIN or  
VOUT)VCC.  
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused  
outputs must be left open.  
2
IW4024B  
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)  
VCC  
V
Guaranteed Limit  
Symbol  
VIH  
Parameter  
Test Conditions  
Unit  
V
-55°C  
25°C  
125  
°C  
Minimum High-Level VOUT=0.5V or VCC - 0.5V  
Input Voltage  
5.0  
10  
15  
3.5  
7
3.5  
7
3.5  
7
VOUT=1.0V or VCC - 1.0V  
VOUT=1.5V or VCC - 1.5V  
11  
11  
11  
VIL  
VOH  
VOL  
Maximum Low -  
Level Input Voltage  
VOUT=0.5V or VCC - 0.5V  
VOUT=1.0V or VCC - 1.0V  
VOUT=1.5V or VCC - 1.5V  
5.0  
10  
15  
1.5  
3
4
1.5  
3
4
1.5  
3
4
V
V
V
Minimum High-Level VIN=GND or VCC  
Output Voltage  
5.0  
10  
15  
4.95  
9.95  
14.95  
4.95  
9.95  
14.95 14.95  
4.95  
9.95  
Maximum Low-Level VIN=GND or VCC  
Output Voltage  
5.0  
10  
15  
0.05  
0.05  
0.05  
0.05  
0.05  
0.05  
0.05  
0.05  
0.05  
IIN  
Maximum Input  
Leakage Current  
VIN= GND or VCC  
VIN= GND or VCC  
18  
±0.1  
±0.1  
±1.0  
μA  
μA  
ICC  
Maximum Quiescent  
Supply Current  
(per Package)  
5.0  
10  
15  
20  
5
10  
20  
100  
5
10  
20  
100  
150  
300  
600  
3000  
IOL  
Minimum Output  
Low (Sink) Current  
VIN= GND or VCC  
UOL=0.4 V  
UOL=0.5 V  
mA  
mA  
5.0  
10  
15  
0.64  
1.6  
4.2  
0.51  
1.3  
3.4  
0.36  
0.9  
2.4  
UOL=1.5 V  
IOH  
Minimum Output  
VIN= GND or VCC  
High (Source) Current UOH=2.5 V  
UOH=4.6 V  
5.0  
5.0  
10  
-2.0  
-0.64  
-1.6  
-1.6  
-0.51  
-1.3  
-1.15  
-0.36  
-0.9  
UOH=9.5 V  
UOH=13.5 V  
15  
-4.2  
-3.4  
-2.4  
3
IW4024B  
AC ELECTRICAL CHARACTERISTICS (CL=50pF, RL=200kΩ, Input tr=tf=20 ns)  
VCC  
V
Guaranteed Limit  
Symbol  
Parameter  
Unit  
ns  
-55°C  
25°C  
125°C  
tPLH, tPHL Maximum Propagation Delay, Clock to Q1  
(Figure 1)  
5.0  
10  
15  
360  
160  
130  
360  
160  
130  
720  
320  
260  
tPLH, tPHL Maximum Propagation Delay, Qn to Qn+1  
(Figure 3)  
5.0  
10  
15  
330  
80  
60  
330  
80  
60  
660  
160  
120  
ns  
ns  
tPHL  
Maximum Propagation Delay, Reset to Any Q  
(Figure 2)  
5.0  
10  
15  
280  
120  
100  
280  
120  
100  
560  
240  
200  
tTLH, tTHL Maximum Output Transition Time (Figure 1)  
5.0  
10  
15  
200  
100  
80  
200  
100  
80  
400  
200  
160  
ns  
fmax  
Maximum Clock Frequency(Figure 1)  
Maximum Input Capacitance  
5.0  
10  
15  
3.5  
8
12  
3.5  
8
12  
1.75  
4
6
MHz  
pF  
CIN  
-
7.5  
TIMING REQUIREMENTS (CL=50pF, RL=200kΩ, Input tr=tf=20 ns)  
VCC  
Guaranteed Limit  
Symbol  
tw  
Parameter  
V
Unit  
ns  
-55°C  
25°C  
125°C  
Minimum Pulse Width, Clock (Figure 1)  
5.0  
10  
15  
140  
60  
40  
140  
60  
40  
280  
120  
80  
tw  
Minimum Pulse Width, Reset (Figure 2)  
Minimum Removal Time, Reset(Figure 2)  
5.0  
10  
15  
200  
80  
60  
200  
80  
60  
400  
160  
120  
ns  
ns  
μs  
trem  
5.0  
10  
15  
350  
150  
100  
350  
150  
100  
700  
300  
200  
tr, tf  
Maximum Input Rise and Fall Times, Clock  
(Figure 1)  
5.0  
10  
15  
Unlimited  
4
IW4024B  
Figure 1. Switching Waveforms  
Figure 2. Switching Waveforms  
Figure 3. Switching Waveforms  
5
IW4024B  
TIMING DIAGRAM  
EXPANDED LOGIC DIAGRAM  
6
IW4024B  
N SUFFIX PLASTIC DIP  
(MS - 001AA)  
A
8
7
14  
1
B
Dimensions, mm  
Symbol  
MIN  
18.67  
6.10  
MAX  
19.69  
7.11  
A
B
C
D
F
F
L
5.33  
0.36  
1.14  
0.56  
C
1.78  
-T-  
K
SEATING  
PLANE  
N
G
H
J
2.54  
7.62  
M
J
G
H
D
0°  
10°  
3.81  
8.26  
0.36  
0.25 (0.010) M  
T
K
L
2.92  
7.62  
0.20  
0.38  
NOTES:  
1. Dimensions “A”, “B” do not include mold flash or protrusions. Maximum  
mold flash or protrusions 0.25 mm (0.010) per side.  
M
N
D SUFFIX SOIC  
(MS - 012AB)  
A
Dimensions, mm  
14  
8
Symbol. MIN  
MAX  
8.75  
4.00  
1.75  
0.51  
1.27  
A
B
C
D
F
8.55  
3.80  
1.35  
0.33  
0.40  
H
B
P
1
7
G
R x 45  
C
G
H
J
1.27  
5.72  
-T-  
SEATING  
PLANE  
K
M
0°  
8°  
D
J
F
0.25 (0.010) M  
T
M
C
K
M
P
0.10  
0.19  
5.80  
0.25  
0.25  
0.25  
6.20  
0.50  
NOTES:  
1.Dimensions A and B do not include mold flash or protrusion.  
2.Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for  
B - 0.25 mm (0.010) per side.  
R
7

相关型号:

IW4024BD

7 Stage Ripple-Carry Binary Counter/Divider High-Voltage Silicon-Gate CMOS
IKSEMICON

IW4024BN

7 Stage Ripple-Carry Binary Counter/Divider High-Voltage Silicon-Gate CMOS
IKSEMICON

IW4025B

Triple 3-Input NOR Gate High-Voltage Silicon-Gate CMOS
IKSEMICON

IW4025BD

Triple 3-Input NOR Gate High-Voltage Silicon-Gate CMOS
IKSEMICON

IW4025BN

Triple 3-Input NOR Gate High-Voltage Silicon-Gate CMOS
IKSEMICON

IW4027B

Dual JK Flip-Flop
INTEGRAL

IW4027B

Dual JK Flip-Flop
IKSEMICON

IW4027BD

Dual JK Flip-Flop
INTEGRAL

IW4027BD

Dual JK Flip-Flop
IKSEMICON

IW4027BN

Dual JK Flip-Flop
INTEGRAL

IW4027BN

Dual JK Flip-Flop
IKSEMICON

IW4028

BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
INTEGRAL