IPDD60R105CFD7 [INFINEON]

600V CoolMOS™ CFD7 是英飞凌最新具有集成快速体二极管的高压 superjunction MOSFET 技术,补全了 CoolMOS™ 7 系列。 该 CoolMOS™ CFD7 拥有更低的栅极电荷(Qg)和更好的关断性能。此外,其反向恢复电荷(Qrr)比市场上的竞争性产品低 69% 之多,且具有市场上最短的反向恢复时间(trr)。;
IPDD60R105CFD7
型号: IPDD60R105CFD7
厂家: Infineon    Infineon
描述:

600V CoolMOS™ CFD7 是英飞凌最新具有集成快速体二极管的高压 superjunction MOSFET 技术,补全了 CoolMOS™ 7 系列。 该 CoolMOS™ CFD7 拥有更低的栅极电荷(Qg)和更好的关断性能。此外,其反向恢复电荷(Qrr)比市场上的竞争性产品低 69% 之多,且具有市场上最短的反向恢复时间(trr)。

栅 高压 二极管 栅极
文件: 总14页 (文件大小:1039K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
IPDD60R105CFD7  
MOSFET  
PG-HDSOP-10-1  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
CoolMOS™ꢀisꢀaꢀrevolutionaryꢀtechnologyꢀforꢀhighꢀvoltageꢀpower  
MOSFETs,ꢀdesignedꢀaccordingꢀtoꢀtheꢀsuperjunctionꢀ(SJ)ꢀprincipleꢀand  
pioneeredꢀbyꢀInfineonꢀTechnologies.ꢀTheꢀlatestꢀCoolMOS™ꢀCFD7ꢀisꢀthe  
successorꢀtoꢀtheꢀCoolMOS™ꢀCFD2ꢀseriesꢀandꢀisꢀanꢀoptimizedꢀplatform  
tailoredꢀtoꢀtargetꢀsoftꢀswitchingꢀapplicationsꢀsuchꢀasꢀphase-shiftꢀfull-bridge  
(ZVS)ꢀandꢀLLC.ꢀResultingꢀfromꢀreducedꢀgateꢀchargeꢀ(Qg),ꢀbest-in-class  
reverseꢀrecoveryꢀchargeꢀ(Qrr)ꢀandꢀimprovedꢀturnꢀoffꢀbehaviorꢀCoolMOS™  
CFD7ꢀoffersꢀhighestꢀefficiencyꢀinꢀresonantꢀtopologies.ꢀAsꢀpartꢀofꢀInfineon’s  
fastꢀbodyꢀdiodeꢀportfolio,ꢀthisꢀnewꢀproductꢀseriesꢀblendsꢀallꢀadvantagesꢀof  
aꢀfastꢀswitchingꢀtechnologyꢀtogetherꢀwithꢀsuperiorꢀhardꢀcommutation  
robustness,ꢀwithoutꢀsacrificingꢀeasyꢀimplementationꢀinꢀtheꢀdesign-in  
process.  
10  
6
tab  
Pin 1  
5
Drain  
Pin 6-10, tab  
Features  
Gate  
Pin 1  
•ꢀUltra-fastꢀbodyꢀdiode  
•ꢀLowꢀgateꢀcharge  
Driver  
Source  
Pin 2  
•ꢀBest-in-classꢀreverseꢀrecoveryꢀchargeꢀ(Qrr)  
•ꢀImprovedꢀMOSFETꢀreverseꢀdiodeꢀdv/dtꢀandꢀdiF/dtꢀruggedness  
•ꢀLowestꢀFOMꢀRDS(on)*QgꢀandꢀRDS(on)*Eoss  
•ꢀBest-in-classꢀRDS(on)ꢀinꢀSMDꢀandꢀTHDꢀpackages  
Power  
Source  
Pin 3,4,5  
Benefits  
•ꢀExcellentꢀhardꢀcommutationꢀruggedness  
•ꢀHighestꢀreliabilityꢀforꢀresonantꢀtopologies  
•ꢀHighestꢀefficiencyꢀwithꢀoutstandingꢀease-of-useꢀ/ꢀperformanceꢀtradeoff  
•ꢀEnablingꢀincreasedꢀpowerꢀdensityꢀsolutions  
Potentialꢀapplications  
SuitableꢀforꢀSoftꢀSwitchingꢀtopologies  
Optimizedꢀforꢀphase-shiftꢀfull-bridgeꢀ(ZVS),ꢀLLCꢀApplicationsꢀ–ꢀServer,  
Telecom,ꢀEVꢀCharging  
Productꢀvalidation  
FullyꢀqualifiedꢀaccordingꢀtoꢀJEDECꢀforꢀIndustrialꢀApplications  
Pleaseꢀnote:ꢀTheꢀsourceꢀandꢀsenseꢀsourceꢀpinsꢀareꢀnotꢀexchangeable.  
Theirꢀexchangeꢀmightꢀleadꢀtoꢀmalfunction.ꢀForꢀparallelingꢀ4pinꢀMOSFET  
devicesꢀtheꢀplacementꢀofꢀtheꢀgateꢀresistorꢀisꢀgenerallyꢀrecommendedꢀtoꢀbe  
onꢀtheꢀDriverꢀSourceꢀinsteadꢀofꢀtheꢀGate.  
Tableꢀ1ꢀꢀꢀꢀꢀKeyꢀPerformanceꢀParameters  
Parameter  
VDS @ Tj,max  
RDS(on),max  
Value  
650  
105  
36  
Unit  
V
m  
nC  
A
Qg,typ  
ID,pulse  
66  
Eoss @ 400V  
Body diode diF/dt  
4.1  
µJ  
1300  
A/µs  
Typeꢀ/ꢀOrderingꢀCode  
Package  
Marking  
RelatedꢀLinks  
IPDD60R105CFD7  
PG-HDSOP-10  
60R105F7  
see Appendix A  
Final Data Sheet  
1
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
TableꢀofꢀContents  
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5  
Electrical characteristics diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7  
Test Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11  
Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12  
Appendix A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13  
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Disclaimer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Final Data Sheet  
2
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
1ꢀꢀꢀꢀꢀMaximumꢀratings  
atꢀTjꢀ=ꢀ25°C,ꢀunlessꢀotherwiseꢀspecified  
Tableꢀ2ꢀꢀꢀꢀꢀMaximumꢀratings  
Values  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min. Typ. Max.  
-
-
-
-
31  
20  
TC=25°C  
A
Continuous drain current1)  
ID  
TC=100°C  
Pulsed drain current2)  
ID,pulse  
EAS  
EAR  
IAS  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
66  
78  
A
TC=25°C  
Avalanche energy, single pulse  
Avalanche energy, repetitive  
Avalanche current, single pulse  
MOSFET dv/dt ruggedness  
Gate source voltage (static)  
Gate source voltage (dynamic)  
Power dissipation  
-
mJ ID=4.4A; VDD=50V; see table 10  
-
0.39 mJ ID=4.4A; VDD=50V; see table 10  
-
4.4  
120  
20  
A
-
dv/dt  
VGS  
VGS  
Ptot  
Tstg  
Tj  
-
V/ns VDS=0...400V  
-20  
-30  
-
V
static;  
30  
V
AC (f>1 Hz)  
198  
150  
150  
n.a.  
31  
W
°C  
°C  
Ncm  
A
TC=25°C  
Storage temperature  
-55  
-55  
-
-
Operating junction temperature  
-
Mounting torque  
-
-
Continuous diode forward current1)  
Diode pulse current2)  
IS  
-
TC=25°C  
TC=25°C  
IS,pulse  
-
66  
A
VDS=0...400V,ꢀISD<=18A,ꢀTj=25°Cꢀꢀꢀꢀꢀ  
see table 8  
Reverse diode dv/dt3)  
dv/dt  
-
-
70  
V/ns  
VDS=0...400V,ꢀISD<=18A,ꢀTj=25°Cꢀꢀꢀꢀꢀ  
see table 8  
Maximum diode commutation speed  
Insulation withstand voltage  
diF/dt  
-
-
-
-
1300 A/µs  
n.a.  
VISO  
V
Vrms,ꢀTC=25°C,ꢀt=1min  
1) Limited by Tj max  
.
2) Pulse width tp limited by Tj,max  
3) Identical low side and high side switch with identical RG  
Final Data Sheet  
3
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
2ꢀꢀꢀꢀꢀThermalꢀcharacteristics  
Tableꢀ3ꢀꢀꢀꢀꢀThermalꢀcharacteristics  
Values  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
Typ.  
Max.  
0.63  
62  
Thermal resistance, junction - case  
RthJC  
-
-
-
-
°C/W -  
Thermal resistance, junction - ambient RthJA  
°C/W device on PCB, minimal footprint  
Device on 40mm*40mm*1.5mm  
epoxy PCB FR4 with 6cm² (one  
°C/W layer, 70µm thickness) copper area.  
Tap exposed to air. PCB is vertical  
without air stream cooling.  
Thermal resistance, junction - ambient  
for SMD version  
RthJA  
-
-
55  
-
60  
Soldering temperature, reflow soldering  
allowed  
Tsold  
260  
°C  
reflow MSL1  
Final Data Sheet  
4
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
3ꢀꢀꢀꢀꢀElectricalꢀcharacteristics  
atꢀTj=25°C,ꢀunlessꢀotherwiseꢀspecified  
Tableꢀ4ꢀꢀꢀꢀꢀStaticꢀcharacteristics  
Values  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
600  
3.5  
Typ.  
Max.  
-
Drain-source breakdown voltage  
Gate threshold voltage  
V(BR)DSS  
V(GS)th  
-
V
V
VGS=0V,ꢀID=1mA  
4
4.5  
VDS=VGS,ꢀID=0.39mA  
-
-
-
8
1
37  
VDS=600V,ꢀVGS=0V,ꢀTj=25°C  
VDS=600V,ꢀVGS=0V,ꢀTj=125°C  
Zero gate voltage drain current1)  
Gate-source leakage current  
Drain-source on-state resistance  
Gate resistance  
IDSS  
µA  
nA  
IGSS  
-
-
100  
VGS=20V,ꢀVDS=0V  
-
-
0.088 0.105  
0.199  
VGS=10V,ꢀID=7.8A,ꢀTj=25°C  
VGS=10V,ꢀID=7.8A,ꢀTj=150°C  
RDS(on)  
RG  
-
-
8.8  
-
f=1MHz,ꢀopenꢀdrain  
Tableꢀ5ꢀꢀꢀꢀꢀDynamicꢀcharacteristics  
Values  
Typ.  
1504  
28  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
Max.  
Input capacitance  
Output capacitance  
Ciss  
-
-
-
-
pF  
pF  
VGS=0V,ꢀVDS=400V,ꢀf=250kHz  
VGS=0V,ꢀVDS=400V,ꢀf=250kHz  
Coss  
Effective output capacitance, energy  
related2)  
Co(er)  
Co(tr)  
td(on)  
tr  
-
-
-
-
-
-
51  
519  
24  
14  
86  
5
-
-
-
-
-
-
pF  
pF  
ns  
ns  
ns  
ns  
VGS=0V,ꢀVDS=0...400V  
Effective output capacitance, time  
related3)  
ID=constant,ꢀVGS=0V,ꢀVDS=0...400V  
VDD=400V,ꢀVGS=10V,ꢀID=8.7A,  
RG=5.3;ꢀseeꢀtableꢀ9  
Turn-on delay time  
Rise time  
VDD=400V,ꢀVGS=10V,ꢀID=8.7A,  
RG=5.3;ꢀseeꢀtableꢀ9  
VDD=400V,ꢀVGS=10V,ꢀID=8.7A,  
RG=5.3;ꢀseeꢀtableꢀ9  
Turn-off delay time  
Fall time  
td(off)  
tf  
VDD=400V,ꢀVGS=10V,ꢀID=8.7A,  
RG=5.3;ꢀseeꢀtableꢀ9  
Tableꢀ6ꢀꢀꢀꢀꢀGateꢀchargeꢀcharacteristics  
Values  
Typ.  
9
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
Max.  
Gate to source charge  
Gate to drain charge  
Gate charge total  
Qgs  
-
-
-
-
-
-
-
-
nC  
nC  
nC  
V
VDD=400V,ꢀID=8.7A,ꢀVGS=0ꢀtoꢀ10V  
VDD=400V,ꢀID=8.7A,ꢀVGS=0ꢀtoꢀ10V  
VDD=400V,ꢀID=8.7A,ꢀVGS=0ꢀtoꢀ10V  
VDD=400V,ꢀID=8.7A,ꢀVGS=0ꢀtoꢀ10V  
Qgd  
13  
Qg  
36  
Gate plateau voltage  
Vplateau  
5.7  
1) Maximum specification is defined by calculated six sigma upper confidence bound  
2)Co(er)ꢀisꢀaꢀfixedꢀcapacitanceꢀthatꢀgivesꢀtheꢀsameꢀstoredꢀenergyꢀasꢀCossꢀwhileꢀVDSꢀisꢀrisingꢀfromꢀ0ꢀtoꢀ400V  
3)Co(tr)ꢀisꢀaꢀfixedꢀcapacitanceꢀthatꢀgivesꢀtheꢀsameꢀchargingꢀtimeꢀasꢀCossꢀwhileꢀVDSꢀisꢀrisingꢀfromꢀ0ꢀtoꢀ400V  
Final Data Sheet  
5
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
Tableꢀ7ꢀꢀꢀꢀꢀReverseꢀdiodeꢀcharacteristics  
Values  
Typ.  
1.0  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
Max.  
Diode forward voltage  
Reverse recovery time  
VSD  
trr  
-
-
V
VGS=0V,ꢀIF=7.8A,ꢀTj=25°C  
VR=400V,ꢀIF=8.7A,ꢀdiF/dt=100A/µs;  
see table 8  
-
-
-
98  
147  
0.82  
-
ns  
VR=400V,ꢀIF=8.7A,ꢀdiF/dt=100A/µs;  
see table 8  
Reverse recovery charge  
Qrr  
Irrm  
0.41  
7.3  
µC  
A
VR=400V,ꢀIF=8.7A,ꢀdiF/dt=100A/µs;  
see table 8  
Peak reverse recovery current  
Final Data Sheet  
6
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
4ꢀꢀꢀꢀꢀElectricalꢀcharacteristicsꢀdiagrams  
Diagramꢀ1:ꢀPowerꢀdissipation  
Diagramꢀ2:ꢀSafeꢀoperatingꢀarea  
250  
102  
1 µs  
10 µs  
200  
150  
100  
50  
101  
100  
100 µs  
1 ms  
DC  
10-1  
10-2  
10-3  
10 ms  
0
0
25  
50  
75  
100  
125  
150  
100  
101  
102  
103  
TCꢀ[°C]  
VDSꢀ[V]  
Ptot=f(TC)  
ID=f(VDS);ꢀTC=25ꢀ°C;ꢀD=0;ꢀparameter:ꢀtp  
Diagramꢀ3:ꢀSafeꢀoperatingꢀarea  
Diagramꢀ4:ꢀMax.ꢀtransientꢀthermalꢀimpedance  
102  
100  
1 µs  
10 µs  
101  
100  
0.5  
0.2  
100 µs  
10-1  
0.1  
1 ms  
DC  
0.05  
0.02  
10-1  
10-2  
10-3  
0.01  
single pulse  
10 ms  
10-2  
100  
101  
102  
103  
10-5  
10-4  
10-3  
10-2  
10-1  
VDSꢀ[V]  
tpꢀ[s]  
ID=f(VDS);ꢀTC=80ꢀ°C;ꢀD=0;ꢀparameter:ꢀtp  
ZthJCꢀ=f(tP);ꢀparameter:ꢀD=tp/T  
Final Data Sheet  
7
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
Diagramꢀ5:ꢀTyp.ꢀoutputꢀcharacteristics  
Diagramꢀ6:ꢀTyp.ꢀoutputꢀcharacteristics  
125  
70  
20 V  
10 V  
20 V  
60  
50  
40  
30  
20  
10  
0
10 V  
8 V  
7 V  
100  
8 V  
75  
7 V  
50  
6 V  
5.5 V  
25  
6 V  
5 V  
5.5 V  
4.5 V5 V  
4.5 V  
0
0
5
10  
15  
20  
0
5
10  
15  
20  
VDSꢀ[V]  
VDSꢀ[V]  
ID=f(VDS);ꢀTj=25ꢀ°C;ꢀparameter:ꢀVGS  
ID=f(VDS);ꢀTj=125ꢀ°C;ꢀparameter:ꢀVGS  
Diagramꢀ7:ꢀTyp.ꢀdrain-sourceꢀon-stateꢀresistance  
Diagramꢀ8:ꢀDrain-sourceꢀon-stateꢀresistance  
0.350  
2.5  
6.5 V  
6 V  
5.5 V  
7 V  
0.300  
0.250  
0.200  
0.150  
2.0  
1.5  
1.0  
0.5  
10 V  
20 V  
0
20  
40  
60  
80  
-50  
-25  
0
25  
50  
75  
100  
125  
150  
IDꢀ[A]  
Tjꢀ[°C]  
RDS(on)=f(ID);ꢀTj=125ꢀ°C;ꢀparameter:ꢀVGS  
RDS(on)=f(Tj);ꢀID=7.8ꢀA;ꢀVGS=10ꢀV  
Final Data Sheet  
8
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
Diagramꢀ9:ꢀTyp.ꢀtransferꢀcharacteristics  
Diagramꢀ10:ꢀTyp.ꢀgateꢀcharge  
125  
12  
120 V  
400 V  
10  
8
100  
25 °C  
75  
6
150 °C  
50  
4
25  
0
2
0
0
2
4
6
8
10  
12  
0
10  
20  
30  
40  
50  
VGSꢀ[V]  
Qgateꢀ[nC]  
ID=f(VGS);ꢀVDS=20V;ꢀparameter:ꢀTj  
VGS=f(Qgate);ꢀID=8.7ꢀAꢀpulsed;ꢀparameter:ꢀVDD  
Diagramꢀ11:ꢀForwardꢀcharacteristicsꢀofꢀreverseꢀdiode  
Diagramꢀ12:ꢀAvalancheꢀenergy  
102  
80  
60  
40  
20  
0
101  
125 °C  
25 °C  
100  
10-1  
0.0  
0.2  
0.4  
0.6  
0.8  
1.0  
1.2  
1.4  
1.6  
1.8  
25  
50  
75  
100  
125  
150  
VSDꢀ[V]  
Tjꢀ[°C]  
IF=f(VSD);ꢀparameter:ꢀTj  
EAS=f(Tj);ꢀID=4.4ꢀA;ꢀVDD=50ꢀV  
Final Data Sheet  
9
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
Diagramꢀ13:ꢀDrain-sourceꢀbreakdownꢀvoltage  
Diagramꢀ14:ꢀTyp.ꢀcapacitances  
690  
105  
104  
660  
630  
600  
570  
540  
Ciss  
103  
102  
101  
100  
10-1  
Coss  
Crss  
-50  
-25  
0
25  
50  
75  
100  
125  
150  
0
100  
200  
300  
400  
500  
Tjꢀ[°C]  
VDSꢀ[V]  
VBR(DSS)=f(Tj);ꢀID=1ꢀmA  
C=f(VDS);ꢀVGS=0ꢀV;ꢀf=250ꢀkHz  
Diagramꢀ15:ꢀTyp.ꢀCossꢀstoredꢀenergy  
6
5
4
3
2
1
0
0
100  
200  
300  
400  
500  
VDSꢀ[V]  
Eoss=f(VDS  
)
Final Data Sheet  
10  
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
5ꢀꢀꢀꢀꢀTestꢀCircuits  
Tableꢀ8ꢀꢀꢀꢀꢀDiodeꢀcharacteristics  
Test circuit for diode characteristics  
Diode recovery waveform  
Rg1  
VDS  
Rg 2  
IF  
Rg1 = Rg 2  
Tableꢀ9ꢀꢀꢀꢀꢀSwitchingꢀtimesꢀ(ss)  
Switching times test circuit for inductive load  
Switching times waveform  
VDS  
90%  
10%  
VDS  
VGS  
VGS  
td(off)  
tf  
td(on)  
ton  
tr  
toff  
Tableꢀ10ꢀꢀꢀꢀꢀUnclampedꢀinductiveꢀloadꢀ(ss)  
Unclamped inductive load test circuit  
Unclamped inductive waveform  
V(BR)DS  
ID  
VDS  
VDS  
VDS  
ID  
Final Data Sheet  
11  
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600VꢀCoolMOS™ꢀCFD7ꢀPowerꢀTransistor  
IPDD60R105CFD7  
6ꢀꢀꢀꢀꢀPackageꢀOutlines  
PG-HDSOP-10-1  
DOCUMENT NO.  
Z8B00184263  
REVISION  
MILLIMETERS  
DIMENSIONS  
01  
MIN.  
2.20  
0.00  
0.89  
0.57  
0.57  
0.46  
15.20  
10.50  
6.40  
5.20  
MAX.  
2.35  
0.15  
1.10  
0.63  
0.93  
0.58  
15.60  
10.70  
6.60  
5.50  
A
A1  
A2  
b
SCALE 5:1  
0
1
2
3
4
5mm  
b2  
c
EUROPEAN PROJECTION  
D
D1  
E
E1  
e
1.14  
10  
N
ISSUE DATE  
06.02.2017  
H
20.81  
1.20  
21.11  
1.40  
L
Figure 1 Outline PG-HDSOP-10, dimensions in mm/inches  
Final Data Sheet  
12  
Rev.ꢀ2.0,ꢀꢀ2020-09-16  
600V CoolMOS™ CFD7 Power Transistor  
IPDD60R105CFD7  
7
Appendix A  
Table 11 Related Links  
IFX CoolMOS CFD7 Webpage: www.infineon.com  
IFX CoolMOS CFD7 application note: www.infineon.com  
IFX CoolMOS CFD7 simulation model: www.infineon.com  
IFX Design tools: www.infineon.com  
Final Data Sheet  
13  
Rev. 2.0, 2020-09-16  
600V CoolMOS™ CFD7 Power Transistor  
IPDD60R105CFD7  
Revision History  
IPDD60R105CFD7  
Revision: 2020-09-16, Rev. 2.0  
Previous Revision  
Revision Date  
Subjects (major changes since last revision)  
Release of final version  
2.0  
2020-09-16  
Trademarks  
All referenced product or service names and trademarks are the property of their respective owners.  
We Listen to Your Comments  
Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously  
improve the quality of this document. Please send your proposal (including a reference to this document) to:  
erratum@infineon.com  
Published by  
Infineon Technologies AG  
81726 München, Germany  
© 2020 Infineon Technologies AG  
All Rights Reserved.  
Legal Disclaimer  
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics  
(“Beschaffenheitsgarantie”) .  
With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the  
product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation  
warranties of non-infringement of intellectual property rights of any third party.  
In addition, any information given in this document is subject to customer’s compliance with its obligations stated in this  
document and any applicable legal requirements, norms and standards concerning customer’s products and any use of the  
product of Infineon Technologies in customer’s applications.  
The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s  
technical departments to evaluate the suitability of the product for the intended application and the completeness of the product  
information given in this document with respect to such application.  
Information  
For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon  
Technologies Office (www.infineon.com).  
Warnings  
Due to technical requirements, components may contain dangerous substances. For information on the types in question,  
please contact the nearest Infineon Technologies Office.  
The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or  
automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a  
failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and  
aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are  
intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is  
reasonable to assume that the health of the user or other persons may be endangered.  
Final Data Sheet  
14  
Rev. 2.0, 2020-09-16  

相关型号:

IPDD60R150G7

英飞凌现创新推出双 DPAK (DDPAK),这是首款顶部冷却 SMD 封装,主要面向大功率 SMPS 应用,如 PC 电源、太阳能、服务器和电信设备等应用。现有高压技术的优点 600V CoolMOS™ G7 超级结 (SJ) MOSFET结合了顶部冷却的创新概念,为 PFC 等高电流硬开关拓扑提供了系统解决方案,为 LLC 拓扑提供了高端高效解决方案。
INFINEON

IPDE0512

Analog IC
ETC

IPDE0515

Analog IC
ETC

IPDE0524

Analog IC
ETC

IPDH4N03LA

OPTIMOS 2 POWER - TRANSISTOR
INFINEON

IPDH4N03LA-G

OPTIMOS 2 POWER - TRANSISTOR
INFINEON

IPDH4N03LAG

OPTIMOS 2 POWER - TRANSISTOR
INFINEON

IPDH5N03LA

OptiMOS㈢2 Power-Transistor
INFINEON

IPDH5N03LAG

OptiMOS㈢2 Power-Transistor
INFINEON

IPDH5N03LAGBUMA1

Power Field-Effect Transistor, 50A I(D), 25V, 0.0052ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-252AA, ROHS COMPLIANT, PLASTIC, TO-252, 3 PIN
INFINEON

IPDH6N03LA

OptiMOS Power-Transistor Feature Enhancement mode Logic Level Avalanche rated
INFINEON

IPDH6N03LAG

OptiMOS㈢2 Power-Transistor
INFINEON