SP720ABG [LITTELFUSE]
SP720 Series 3pF 4kV Rail Clamp Array; SP720系列3pF的4kV的导轨夹阵列
| 型号： | SP720ABG |
| 厂家： | 
LITTELFUSE |
| 描述： | SP720 Series 3pF 4kV Rail Clamp Array |
| 文件： | 总6页 (文件大小：405K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
™
TVS Diode Arrays (SPA Family of Products)
General Purpose ESD Protection - SP720 Series
RoHS
GREEN
Pb
SP720 Series 3pF 4kV Rail Clamp Array
Description
The SP720 is an array of SCR/Diode bipolar structures for
ESD and over-voltage protection to sensitive input circuits.
The SP720 has 2 protection SCR/Diode device structures
per input. A total of 14 available inputs can be used to
protect up to 14 external signal or bus lines. Over-voltage
protection is from the IN (pins 1-7 and 9-15) to V+ or V-.
The SCR structures are designed for fast triggering at a
threshold of one +VBE diode threshold above V+ (Pin 16) or
a -VBE diode threshold below V- (Pin 8). From an IN input,
a clamp to V+ is activated if a transient pulse causes the
input to be increased to a voltage level greater than one
V
BE above V+. A similar clamp to V- is activated if a negative
Pinout
pulse, one VBE less than V-, is applied to an IN input.
Standard ESD Human Body Model (HBM) Capability is:
IN
IN
IN
IN
IN
IN
IN
V-
1
2
3
4
5
6
7
8
16 V+
15 IN
14 IN
13 IN
12 IN
11 IN
10 IN
Features
tꢀ &4%ꢀ*OUFSGBDFꢀ$BQBCJMJUZꢀGPSꢀ)#.ꢀ4UBOEBSET
- MIL STD 3015.7.................................................15kV
- IEC 61000-4-2, Direct Discharge,
SP720 (PDIP, SOIC)
TOP VIEW
- Single Input .......................................... 4kV (Level 2)
-Two Inputs in Parallel ............................ 8kV (Level 4)
- IEC 61000-4-2, Air Discharge...............15kV (Level 4)
tꢀ )JHIꢀ1FBLꢀ$VSSFOUꢀ$BQBCJMJUZ
9
IN
Functional Block Diagram
- IEC 61000-4-5 (8/20μs)....................................... 3A
- Single Pulse, 100μs Pulse Width........................ 2A
- Single Pulse, 4μs Pulse Width............................ 5A
tꢀ %FTJHOFEꢀUPꢀ1SPWJEFꢀ0WFSꢁ7PMUBHFꢀ1SPUFDUJPO
- Single-Ended Voltage Range to ........................ +30V
- Differential Voltage Range to ............................ 15V
tꢀ 'BTUꢀ4XJUDIJOH..............................................2ns Risetime
tꢀ -PXꢀ*OQVUꢀ-FBLBHFT.................................1nA at 25º (Typ)
tꢀ -PXꢀ*OQVUꢀ$BQBDJUBODF....................................... 3pF (Typ)
tꢀ "Oꢀ"SSBZꢀPGꢀꢂꢃꢀ4$3ꢄ%JPEFꢀ1BJST
V+
16
3 - 7
9 - 15
IN
1
2
IN
IN
tꢀ 0QFSBUJOHꢀ5FNQFSBUVSFꢀ3BOHF....................-40ºC to 105ºC
V-
8
Applications
tꢀ .JDSPQSPDFTTPSꢄ-PHJDꢀ
tꢀ "OBMPHꢀ%FWJDFꢀ*OQVUꢀ
Input Protection
Protection
tꢀ %BUBꢀ#VTꢀ1SPUFDUJPO
tꢀ 7PMUBHFꢀ$MBNQ
Life Support Note:
Not Intended for Use in Life Support or Life Saving Applications
The products shown herein are not designed for use in life sustaining or life saving
applications unless otherwise expressly indicated.
SP720 Lead-Free/Green Series
©2011 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
55
Revision: April 14, 2011
™
TVS Diode Arrays (SPA Family of Products)
General Purpose ESD Protection - SP720 Series
Thermal Information
Absolute Maximum Ratings
Parameter
Thermal Resistance (Typical, Note 1)
PDIP Package
Rating
TJA
Units
oC/W
oC/W
oC/W
oC
Parameter
Rating
Units
Continuous Supply Voltage, (V+) - (V-)
+35
V
90
Forward Peak Current, IIN to VCC, IIN to GND
(Refer to Figure 5)
2A, 100μs
V
SOIC Package
130
Maximum StorageTemperature Range
Maximum JunctionTemperature (Plastic
Package)
-65 to 150
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress only rating and operation of the device
at these or any other conditions above those indicated in the operational sections of this
specification is not implied.
150
oC
Note:
Maximum LeadTemperature (Soldering 10s)
(SOIC LeadTips Only)
260
oC
ESD Ratings and Capability - See Figure 1, Table 1
Load Dump and Reverse Battery (Note 2)
1. TJA is measured with the component mounted on an evaluation PC board in free air.
Electrical Characteristics TA = -40oC to 105oC,VIN = 0.5VCC , Unless Otherwise Specified
Parameter
Symbol
Test Conditions
Min
Typ
Max
Units
Operating Voltage Range,
VSUPPLY = [(V+) - (V-)]
VSUPPLY
-
2 to 30
-
V
Forward Voltage Drop:
IN to V-
IIN = 1A (Peak Pulse)
VFWDL
VFWDH
IIN
-
2
2
-
V
V
IN to V+
-
-
Input Leakage Current
Quiescent Supply Current
Equivalent SCR ONThreshold
Equivalent SCR ON Resistance
Input Capacitance
-20
5
20
nA
nA
V
IQUIESCENT
-
-
-
-
-
50
1.1
1
200
Note 3
-
-
-
-
VFWD/IFWD; Note 3
Ω
CIN
tON
3
pF
ns
Input Switching Speed
2
Notes:
2. In automotive and battery operated systems, the power supply lines should be externally protected for load dump and everse battery V+ and V- pins are connected to the same supply
voltage source as the device or control line under protection, a current limiting resistor should be connected in series between the external supply and the SP720 supply pins to limit
reverse battery current to within the rated maximum limits. Bypass capacitors of typically 0.01μF or larger from the V+ and V- pins to ground are recommended.
3. Refer to the Figure 3 graph for definitions of equivalent “SCR ONThreshold” and “SCR ON Resistance.”These characteristics are given here for thumb-rule nformation to determine peak
current and dissipation under EOS conditions.
Typical Application of the SP720
(Application as an Input Clamp for Over-voltage, greater than 1VBE
Above V+ or less than -1VBE below V-)
+V
CC
+V
CC
INPUT
DRIVERS
OR
SIGNAL
LINEAR OR
DIGITAL IC
INTERFACE
SOURCES
TO +V
V+
IN 1-7
IN 9-15
CC
SP720
V-
SP720 INPUT
PROTECTION CIRCUIT
(1 OF 14 ON CHIP)
SP720 Lead-Free/Green Series
©2011 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
56
Revision: April 14, 2011
™
TVS Diode Arrays (SPA Family of Products)
General Purpose ESD Protection - SP720 Series
ESD Capability
ESD capability is dependent on the application and defined
test standard. The evaluation results for various test
standards and methods based on Figure 1 are shown in
Table 1.
Figure 1: Electrostatic DischargeTest
R
D
R
1
CHARGE
SWITCH
DISCHARGE
SWITCH
For the “Modified” MIL-STD-3015.7 condition that is
defined as an “in-circuit” method of ESD testing, the V+
and V- pins have a return path to ground and the SP720
ESD capability is typically greater than 15kV from 100pF
through 1.5kΩ. By strict definition of MIL-STD-3015.7 using
“pin-to-pin” device testing, the ESD voltage capability
is greater than 6kV. The MIL-STD-3015.7 results were
determined from AT&T ESDTest Lab measurements.
C
D
IN
DUT
H.V.
SUPPLY
V
D
IEC 1000-4-2: R 50 to 100M
MIL STD 3015.7: R 1 to 10M
1
1
The HBM capability to the IEC 61000-4-2 standard is
greater than 15kV for air discharge (Level 4) and greater
than 4kV for direct discharge (Level 2). Dual pin capability (2
adjacent pins in parallel) is well in excess of 8kV (Level 4).
Table 1: ESDTest Conditions
Standard
Type/Mode
Modified HBM
RD
CD
±±D
1.5kΩ 100pF 15kV
1.5kΩ 100pF 6kV
330Ω 150pF 15kV
330Ω 150pF 4kV
MIL STD 3015.7
For ESD testing of the SP720 to EIAJ IC121 Machine
Model (MM) standard, the results are typically better than
1kV from 200pF with no series resistance.
Standard HBM
HBM, Air Discharge
HBM, Direct Discharge
IEC 61000-4-2
EIAJ IC121
HBM, Direct Discharge,
Two Parallel Input Pins
330Ω 150pF 8kV
0kΩ 200pF 1kV
Machine Model
Figure 3: High Current SCR ForwardVoltage Drop Curve
Figure 2: Low Current SCR ForwardVoltage Drop Curve
100
2.5
TA = 25°C
TA = 25°C
SINGLE PULSE
SINGLE PULSE
80
2
60
40
20
0
1.5
1
I
FWD
EQUIV. SAT. ON
THRESHOLD ~ 1.1V
V
FWD
0.5
0
600
800
1000
1200
0
3
2
1
FORWARD SCRVOLTAGE DROP (mV)
FORWARD SCRVOLTAGE DROP (V)
SP720 Lead-Free/Green Series
©2011 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
57
Revision: April 14, 2011
™
TVS Diode Arrays (SPA Family of Products)
General Purpose ESD Protection - SP720 Series
PeakTransient Current Capability for Long Duration Surges
The peak transient current capability rises sharply as the
width of the current pulse narrows. Destructive testing
was done to fully evaluate the SP720’s ability to withstand
a wide range of transient current pulses. The circuit used to
generate current pulses is shown in Figure 4.
Figure 4: Typical SP720 Peak CurrentTest Circuit
with aVariable PulseWidth Input
VARIABLE TIME DURATION
CURRENT PULSE GENERATOR
+
R
1
V
G
CURRENT
SENSE
-
The test circuit of Figure 4 is shown with a positive pulse
input. For a negative pulse input, the (-) current pulse input
goes to an SP720 ‘IN’ input pin and the (+) current pulse
input goes to the SP720 V- pin. The V+ to V- supply of the
SP720 must be allowed to float. (i.e., It is not tied to the
ground reference of the current pulse generator.) Figure
5 shows the point of overstress as defined by increased
leakage in excess of the data sheet published limits.
(-)
(+)
1
2
3
4
5
6
7
8
IN
IN
IN
IN
V+ 16
IN 15
IN 14
IN 13
IN 12
IN 11
IN 10
+
C1
-
SP720
VOLTAGE
PROBE
IN
IN
IN
V-
The maximum peak input current capability is dependent
on the V+ to V- voltage supply level, improving as the
supply voltage is reduced. Values of 0, 5, 15 and 30
voltages are shown. The safe operating range of the
transient peak current should be limited to no more than
75% of the measured overstress level for any given pulse
width as shown in Figure 5.
IN
9
R
G
1 ~ 10 TYPICAL
V
ADJ. 10V/ATYPICAL
C1 ~ 100 μF
Figure 5: SP720Typical Nonrepetitive Peak Current
Pulse Capability
Showing the Measured Point of Overstress in Amperes vs
pulse width time in milliseconds (TA = 25oC)
When adjacent input pins are paralleled, the sustained
peak current capability is increased to nearly twice that
of a single pin. For comparison, tests were run using dual
pin combinations 1+2, 3+4, 5+6, 7+9, 10+11, 12+13 and
14+15.
10
CAUTION: SAFE OPERATING CONDITIONS LIMIT
9
8
7
6
5
4
3
2
1
0
THE MAXIMUM PEAK CURRENT FOR A GIVEN
PULSEWIDTHTO BE NO GREATERTHAN 75%
OFTHEVALUES SHOWN ON EACH CURVE.
SINGLE PIN STRESS CURVES
DUAL PIN STRESS CURVE
The overstress curve is shown in Figure 5 for a 15V supply
condition. The dual pins are capable of 10A peak current
for a 10μs pulse and 4A peak current for a 1ms pulse. The
complete for single pulse peak current vs. pulse width time
ranging up to 1 second are shown in Figure 5.
0V
5V
15V
30V
15V
V+TOV-SUPPLY
0.001
0.01
0.1
1
10
100
1000
PULSEWIDTHTIME (ms)
SP720 Lead-Free/Green Series
©2011 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
58
Revision: April 14, 2011
™
TVS Diode Arrays (SPA Family of Products)
General Purpose ESD Protection - SP720 Series
Soldering Parameters
Reflow Condition
-Temperature Min (Ts(min)
Pb – Free assembly
tP
TP
Critical Zone
TL to TP
)
150°C
Ramp-up
TL
TS(max)
Pre Heat -Temperature Max (Ts(max)
)
200°C
tL
-Time (min to max) (ts)
60 – 180 secs
Ramp-down
Preheat
Average ramp up rate (Liquidus) Temp
(TL) to peak
5°C/second max
5°C/second max
TS(min)
tS
TS(max) toTL - Ramp-up Rate
25
-Temperature (TL) (Liquidus) 217°C
time to peak temperature
Reflow
Time
-Temperature (tL)
60 – 150 seconds
250+0/-5 °C
PeakTemperature (TP)
Time within 5°C of actual peak
Temperature (tp)
20 – 40 seconds
Ramp-down Rate
5°C/second max
8 minutes Max.
260°C
Time 25°C to peakTemperature (TP)
Do not exceed
Package Dimensions Dual-In-Line Plastic Packages (PDIP)
Package
PDIP
16 Lead Dual-in-Line
E16.3 MS-001-BB Issue D
Millimeters Inches
Min
N
E1
Pins
INDEX
1
2
3
N/2
AREA
JEDEC
-B-
Notes
-A-
Min
-
Max
5.33
-
Max
0.210
-
D
E
BASE
PLANE
A
A1
A2
B
-
4
A2
A
-C-
SEATING
PLANE
0.39
2.93
0.356
1.15
0.204
18.66
0.13
7.62
0.015
0.115
0.014
0.045
0.008
0.735
0.005
0.300
0.240
4
L
C
L
4.95
0.558
1.77
0.355
19.68
-
0.195
0.022
0.070
0.014
0.775
-
-
D1
B1
eA
A1
A
D1
e
-
eC
B S
C
B
eB
B1
C
8, 10
0.010 (0.25)
M C
-
Notes:
D
5
5
6
5
-
1. Controlling Dimensions: INCH. in case of conflict between English and Metric
dimensions, the inch dimensions control.
D1
E
2. Dimensioning and tolerancing per ANSIY14.5M-1982.
8.25
7.11
0.325
0.280
3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication No.
95.
E1
e
6.10
4. Dimensions A, A1 and L are measured with the package seated in JE-DEC seating
plane gauge GS-3.
2.54 BSC
7.62 BSC
0.100 BSC
0.300 BSC
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or
protrusions shall not exceed 0.010 inch (0.25mm).
eA
eB
L
6
7
4
9
6. E and eA are measured with the leads constrained to be perpendicular to datum -C- .
-
10.92
3.81
-
0.430
0.150
7. e B and eC are measured at the lead tips with the leads unconstrained. eC must be zero
or greater.
2.93
0.115
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall
not exceed 0.010 inch (0.25mm).
N
16
16
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1
dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).
SP720 Lead-Free/Green Series
©2011 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
59
Revision: April 14, 2011
™
TVS Diode Arrays (SPA Family of Products)
General Purpose ESD Protection - SP720 Series
Package Dimensions — Small Outline Plastic Packages (SOIC)
N
Package
Pins
SOIC
INDEX
AREA
0.25(0.010)
M
L
B M
H
16
E
JEDEC
M16.15 (JEDEC MS-012-AC Issue C)
-B-
Millimeters
Inches
Min
Notes
1
2
3
Min
1.35
0.10
0.33
0.19
9.80
3.80
Max
1.75
0.25
0.51
0.25
10.00
4.00
Max
SEATING PLANE
A
A
A1
B
C
D
E
0.0532
0.0040
0.013
0.0075
0.3859
0.1497
0.0688
0.0098
0.020
0.0098
0.3937
0.1574
-
-
9
-
3
4
-
-A-
o
h x 45
D
-C-
μ
e
A1
C
B
0.10(0.004)
e
1.27 BSC
0.050 BSC
0.25(0.010)
M C A M B S
H
h
L
5.80
0.25
0.40
6.20
0.50
1.27
0.2284
0.0099
0.016
0.2440
0.0196
0.050
-
Notes:
5
6
7
1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication
Number 95.
N
16
16
2. Dimensioning and tolerancing per ANSIY14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash,
protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
μ
0º
8º
0º
8º
-
4. Dimension “E” does not include interlead flash or protrusions. Interlead flash and
protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be
located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width “B”, as measured 0.36mm (0.014 inch) or greater above the seating
plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
10. Controlling dimension:MILLIMETER. Converted inch dimensions are not necessarily
exact.
Part Numbering System
Product Characteristics
Lead Plating
SP720ABTG
MatteTin
Copper Alloy
P=Lead Free
G = Green
TG= Tape and Reel / Green
Silicon Protection
TM
Lead Material
Array (SPA )
Family of
T±S Diode Arrays
Lead Coplanarity
Subsitute Material
Body Material
Flammability
0.004 inches (0.102mm)
Silicon
Package
AB = 16 Ld SOIC
AP = 16 Ld PDIP
Series
Molded Epoxy
UL94-V-0
See Ordering Information section for specific options available
Ordering Information
Environmental
Part Number
Temp. Range (ºC)
Package
Marking
Min. Order
Informaton
Lead-free
Green
SP720APP
SP720ABG
-40 to 105
-40 to 105
16 Ld PDIP
16 Ld SOIC
720APP
720ABG
1500
1920
16 Ld SOIC
Tape and Reel
SP720ABTG
-40 to 105
Green
720ABG
2500
SP720 Lead-Free/Green Series
©2011 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
60
Revision: April 14, 2011
相关型号：
SP720ABT
TVS Diode Arrays - Elctronic Protection Array for ESD and Overvoltage Protection
LITTELFUSE
©2020 ICPDF网 联系我们和版权申明