SY100EL34LZGTR [MICREL]
5V/3.3V ±2, ±4, ±8 CLOCK GENERATION CHIP; 5V / 3.3V ÷ 2 ÷ 4 ÷ 8时钟发生器芯片
| 型号： | SY100EL34LZGTR |
| 厂家： | 
MICREL SEMICONDUCTOR |
| 描述： | 5V/3.3V ±2, ±4, ±8 CLOCK GENERATION CHIP |
| 文件： | 总5页 (文件大小：61K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
®
Precision Edge
SY10EL34/L
SY100EL34/L
5V/3.3V ÷2, ÷4, ÷8 CLOCK
GENERATION CHIP
FEATURES
■ 3.3V and 5V power supply options
■ 50ps output-to-output skew
®
Precision Edge
■ Synchronous enable/disable
DESCRIPTION
■ Master Reset for synchronization
■ Internal 75KΩ input pull-down resistors
■ Available in 16-pin SOIC package
The SY10/100EL34/L are low skew ÷2, ÷4, ÷8 clock
generation chips designed explicitly for low skew clock
generation applications. The internal dividers are
synchronous to each other, therefore, the common output
edges are all precisely aligned. The devices can be driven
by either a differential or single-ended ECL or, if positive
power supplies are used, PECL input signal. In addition,
by using the VBB output, a sinusoidal source can be AC-
coupled into the device. If a single-ended input is to be
used, the VBB output should be connected to the CLK
input and bypassed to ground via a 0.01µF capacitor.
The VBB output is designed to act as the switching
reference for the input of the EL34/L under single-ended
input conditions. As a result, this pin can only source/
sink up to 0.5mA of current.
The common enable (EN) is synchronous so that the
internal dividers will only be enabled/disabled when the
internal clock is already in the LOW state. This avoids
any chance of generating a runt clock pulse on the
internal clock when the device is enabled/disabled as
can happen with an asynchronous control. An internal
runt pulse could lead to losing synchronization between
the internal divider stages. The internal enable flip-flop is
clocked on the falling edge of the divider stages. The
internal enable flip-flop is clocked on the falling edge of
the input clock, therefore, all associated specification
limits are referenced to the negative edge of the clock
input.
PIN NAMES
Pin
CLK
EN
MR
VBB
Q0
Function
Differential Clock Inputs
Synchronous Enable
Master Reset
Reference Output
Differential ÷2 Outputs
Differential ÷4 Outputs
Differential ÷8 Outputs
Q1
Q2
Upon start-up, the internal flip-flops will attain a random
state; the master reset (MR) input allows for the
synchronization of the internal dividers, as well as for
multiple EL34/Ls in a system.
Precision Edge is a registered trademark of Micrel, Inc.
Rev.: H
Amendment:/0
M9999-031006
hbwhelp@micrel.com or (408) 955-1690
1
Issue Date: March 2006
Precision Edge®
SY10EL34/L
Micrel, Inc.
SY100EL34/L
PACKAGE/ORDERING INFORMATION
Ordering Information(1)
Package
Type
Operating
Range
Package
Marking
Lead
Finish
Part Number
VCC
16
15
Q0
1
2
Q
Q
Q
SY10EL34LZC
Z16-2
Z16-2
Z16-2
Z16-2
Z16-2
Z16-2
Z16-2
Z16-2
Z16-2
Commercial
Commercial
Commercial
Commercial
Industrial
SY10EL34LZC
SY10EL34LZC
SY100EL34LZC
SY100EL34LZC
SY10EL34LZI
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
Pb-Free
÷2
EN
SY10EL34LZCTR(2)
SY100EL34LZC
SY100EL34LZCTR(2)
SY10EL34LZI
Q0
R
Q
D
VCC
3
4
14 NC
13
R
Q1
CLK
SY10EL34LZITR(2)
Industrial
SY10EL34LZI
÷4
5
6
12
11
CLK
VBB
R
Q1
SY100EL34LZI
Industrial
SY100EL34LZI
SY100EL34LZI
SY10EL34LZG with
SY100EL34LZITR(2)
SY10EL34LZG(3)
Industrial
VCC
Industrial
Q2
Q2
7
8
10 MR
Pb-Free bar-line indicator NiPdAu
SY10EL34LZG with Pb-Free
Pb-Free bar-line indicator NiPdAu
SY100EL34LZG with Pb-Free
Pb-Free bar-line indicator NiPdAu
SY100EL34LZG with Pb-Free
Pb-Free bar-line indicator NiPdAu
÷8
SY10EL34LZGTR(2, 3)
SY100EL34LZG(3)
SY100EL34LZGTR(2, 3)
Notes:
Z16-2
Z16-2
Z16-2
Industrial
Industrial
Industrial
9
VEE
R
16-Pin Narrow SOIC (Z16-2)
1. Contact factory for die availability. Dice are guaranteed at T = 25°C, DC Electricals only.
A
2. Tape and Reel.
3. Pb-Free package is recommended for new designs.
M9999-031006
hbwhelp@micrel.com or (408) 955-1690
2
Precision Edge®
SY10EL34/L
Micrel, Inc.
SY100EL34/L
TRUTH TABLE
CLK
Z
EN
L
MR
L
Function
Divide
ZZ
X
H
L
Hold Q0–2
X
H
Reset Q0–2
NOTE:
Z = LOW-to-HIGH transition
ZZ = HIGH-to-LOW transition
(1)
DC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min.) to VEE (Max.); VCC = GND
TA = –40°C
TA = 0°C
TA = +25°C
TA = +85°C
Symbol
Parameter
Power Supply
Current
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
IEE
10EL
100EL
—
—
—
—
49
49
—
—
—
—
49
49
—
—
—
—
49
49
—
—
—
—
49
54
mA
VBB
Output Reference 10EL –1.43
—
—
–1.30 –1.38
–1.26 –1.38
—
—
–1.27 –1.35
–1.26 –1.38
—
—
–1.25 –1.31
–1.26 –1.38
—
—
–1.19
–1.26
V
Voltage
100EL –1.38
IIH
Input High Current
—
—
150
—
—
150
—
—
150
—
—
150
µA
NOTE:
1. Parametric values specified at:
5 volt Power Supply Range 100EL34 Series:
10EL34 Series
-4.2V to -5.5V.
-4.75V to -5.5V.
3 volt Power Supply Range 10/100EL34L Series: -3.0V to -3.8V.
(1)
AC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min.) to VEE (Max.); VCC = GND
TA = –40°C
TA = 0°C
TA = +25°C
TA = +85°C
Symbol
Parameter
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
tPD
Propagation Delay to
ps
Output
CLK
960 1100 1200 960 1100 1200 960 1100 1200 960 1100 1200
MR 650
800 1010 650 800
1010 650
800 1010 650
800 1010
tskew
tS
Within-Device Skew(2)
Set-up Time EN
—
—
—
50
—
—
—
—
—
—
—
—
—
50
—
—
—
—
—
—
50
—
—
—
—
—
—
—
—
—
50
—
ps
ps
ps
mV
V
400
200
250
400
200
250
400
200
250
400
200
250
tH
Hold Time EN
—
—
—
VPP
VCMR
Minimum Input Swing(3)
—
—
—
Common Mode Range(4) –1.3
—
–0.4 –1.4
525
–0.4 –1.4
525 275
—
–0.4 –1.4
525 275
–0.4
tr
tf
Output Rise/Fall Times
Q (20% – 80%)
275
400
275 400
400
400 525
ps
NOTES:
1. Parametric values specified at:
5 volt Power Supply Range 100EL34 Series:
10EL34 Series
-4.2V to -5.5V.
-4.75V to -5.5V.
3 volt Power Supply Range 10/100EL34L Series: -3.0V to -3.8V.
2. Skew is measured between outputs under identical transitions.
3. Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100mV.
4. TheCMRrangeisreferencedtothemostpositivesideofthedifferentialinputsignal. NormaloperationisobtainediftheHIGHlevelfallswithinthespecified
range and the peak-to-peak voltage lies between VPP min. and 1V. The lower end of the CMR range varies 1:1 with VEE. The numbers in the spec table
assume a nominal VEE = –3.3V. Note for PECL operation, the VCMR (min) will be fixed at 3.3V – IVCMR (min)I.
M9999-031006
hbwhelp@micrel.com or (408) 955-1690
3
Precision Edge®
SY10EL34/L
Micrel, Inc.
SY100EL34/L
TIMING DIAGRAM
Internal Clock
Disabled
Internal Clock
Enabled
CLK
Q0
Q1
Q2
EN
The EN signal will freeze the internal clocks to the flip-flops on the first falling edge of CLK after its assertion. The internal dividers
will maintain their state during the internal clock freeze and will return to clocking once the internal clocks are unfrozen. The outputs
will transition to their next states in the same manner, time and relationship as they would have had the EN signal not been asserted.
M9999-031006
hbwhelp@micrel.com or (408) 955-1690
4
Precision Edge®
SY10EL34/L
Micrel, Inc.
SY100EL34/L
16-PIN SOIC .150" WIDE (Z16-2)
Rev. 02
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com
The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.
Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.
Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can
reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into
the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser’s
use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser’s own risk and Purchaser agrees to fully indemnify
Micrel for any damages resulting from such use or sale.
© 2006 Micrel, Incorporated.
M9999-031006
hbwhelp@micrel.com or (408) 955-1690
5
相关型号：
SY100EL34ZG
100EL SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MICROCHIP
SY100EL34ZG-TR
100EL SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MICROCHIP
©2020 ICPDF网 联系我们和版权申明