MC145202DT1 [MOTOROLA]

PLL Frequency Synthesizer, PDSO20, PLASTIC, TSSOP-20;
MC145202DT1
型号: MC145202DT1
厂家: MOTOROLA    MOTOROLA
描述:

PLL Frequency Synthesizer, PDSO20, PLASTIC, TSSOP-20

输入元件 光电二极管
文件: 总4页 (文件大小:111K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Order this document by MC145202–1PP/D  
The MC145202–1 is pin–for–pin compatible with the previous generation  
MC145200, MC145201, and MC145202. Table 1 highlights the different  
features in these four devices. The MC145202–1 is recommended for new  
designs, and also offers improved suppression of reference sideband spurs.  
The counters are programmed via a synchronous serial port which is SPI  
compatible. The serial port is byte-oriented to facilitate control via an MCU.  
Due to the innovative BitGrabber Plus registers, the MC145202–1 may be  
cascaded with other peripherals featuring BitGrabber Plus without requiring  
leading dummy bits or address bits in the serial data stream. In addition,  
BitGrabber Plus peripherals may be cascaded with existing BitGrabber  
peripherals.  
The device features a single–ended current source/sink phase detector A  
output and a double–ended phase detector B output. Both phase detectors  
have linear transfer functions (no dead zones). The maximum current of the  
single–ended phase detector output is determined by an external resistor  
tied from the Rx pin to ground. This current can be varied via the serial port.  
PLL FREQUENCY  
SYNTHESIZER  
SEMICONDUCTOR  
TECHNICAL DATA  
F SUFFIX  
PLASTIC PACKAGE  
CASE 751J  
20  
1
(SO–20)  
Slew–rate control is provided by a special driver designed for the REF  
out  
pin. This minimizes interference caused by REF  
.
out  
This part includes a differential RF input that may be operated in a  
single–ended mode. Also featured are on–board support of an external  
crystal and a programmable reference output. The R, A, and N counters are  
fully programmable. The C register (configuration register) allows the part to  
be configured to meet various applications. A patented feature allows the C  
register to shut off unused outputs, thereby minimizing system noise and  
interference.  
DT SUFFIX  
PLASTIC PACKAGE  
CASE 948D  
20  
1
(TSSOP–20)  
In order to have consistent lock times and prevent erroneous data from  
being loaded into the counters, on–board circuitry synchronizes the update  
of the A register if the A or N counters are loading. Similarly, an update of the  
R register is synchronized if the R counter is loading.  
The double–buffered R register allows new divide ratios to be presented  
to the three counters (R, A, and N) simultaneously.  
PIN CONNECTIONS  
REF  
1
2
20  
19  
REF  
in  
out  
LD  
D
in  
φ
3
18 CLK  
17 ENB  
16  
R
4
φ
V
Maximum Operating Frequency: 2000 MHz @ –10 dBm  
Operating Supply Current: 4 mA Nominal at 3.0 V  
V
PD  
5
Output A  
15  
14  
6
PD  
Output B  
out  
Gnd  
Rx  
Operating Supply Voltage Range (V , V , V  
Pins): 2.7 to 5.5 V  
DD CC PD  
7
V
DD  
Current Source/Sink Phase Detector Output:  
8
13 Test 2  
1.7 mA @ 5.0 V or 1.0 mA @ 3.0 V  
9
12  
11  
V
CC  
Test 1  
Gain of Current Source/Sink Phase/Frequency Detector Controllable via  
f
in  
10  
f
in  
Serial Port  
R Counter Division Range: 1 and 5 to 8191  
Dual–Modulus Capability Provides Total Division up to 262,143  
High–Speed Serial Interface: 4 Mbps  
(Top View)  
EVALUATION KIT  
Output A Pin, When Configured as Data Out, Permits Cascading of  
Devices  
The P/N TBD, which contains hardware and  
software, will be available.  
Two General–Purpose Digital Outputs:  
Output A: Totem–Pole (Push–Pull) with Four Output Modes  
Output B: Open–Drain  
ORDERING INFORMATION  
Operating  
Patented Power–Saving Standby Feature with Orderly Recovery for  
Minimizing Lock Times, Standby Current: 30 µA  
Temperature Range  
Device  
Package  
See App Note AN1253/D for Low–Pass Filter Design, and AN1277/D for  
Offset Reference PLLs for Fine Resolution or Fast Hopping  
BitGrabber and BitGrabber Plus are trademarks of Motorola, Inc.  
MC145202F1  
MC145202DT1  
SO–20  
T
A
= –40 to 85°C  
TSSOP–20  
This document contains information on a product under development. Motorola reserves the  
Motorola, Inc. 1999  
Rev 0  
right to change or discontinue this product without notice.  
MC145202–1  
BLOCK DIAGRAM  
Data Out  
20  
1
f
REF  
in  
R
OSC or  
4–Stage  
Divider  
16  
13–Stage R Counter  
Select  
Logic  
Output A  
Port  
f
V
(Configurable)  
13  
REF  
out  
3
Double–buffered  
BitGrabber R Register  
16 Bits  
2
Lock Detector  
And Control  
LD  
Rx  
18  
19  
8
6
CLK  
Shift  
Register  
And  
Control  
Logic  
BitGrabber C Register  
8 Bits  
Phase/Frequency  
Detector A And Control  
D
in  
PD  
out  
24  
Standby  
POR  
Logic  
3
4
17  
φ
φ
V
R
Phase/Frequency  
Detector B And Control  
ENB  
2
BitGrabber A Register  
24 Bits  
Output B  
(Open–  
Drain  
6
12  
15  
Internal  
Control  
4
Output)  
6–Stage  
A Counter  
12–Stage  
N Counter  
11  
10  
f
in  
64/65  
Prescaler  
Modulus  
Control  
Logic  
Input  
AMP  
13  
9
Test 2  
Test 1  
f
in  
Supply Connections:  
Pin 12 = V (V+ To Input AMP and 64/65 Prescaler)  
CC  
Pin 5 = V (V+ To Phase/Frequency Detectors A and B)  
PD  
Pin 14 = V (V+ To Balance Of Circuit)  
DD  
Pin 7 = Gnd (Common Ground)  
Table 1. Differences in the PLL Frequency Synthesizers  
Preferred  
MC145202–1  
2.7 to 5.5 V  
Not Recommended For New Designs  
MC145202  
MC145201  
MC145200  
4.5 to 5.5 V  
Parameter  
Supply Voltage, V  
(main supply)  
and V  
2.7 to 5.5 V  
4.5 to 5.5 V  
DD  
CC  
Supply Voltage, V  
(charge pump supply)  
2.7 to 5.5 V  
2.7 to 5.5 V  
4.5 to 5.5 V  
8.0 to 9.5 V  
PD  
Supply Current  
4 mA  
4 mA  
12 mA  
12 mA  
Value of External Resistor Rx, typical  
3.9 kfor 1.7 mA  
3.9 kfor 1.7 mA  
18 kfor 2.0 mA  
47 kfor 2.0 mA  
[Note]  
Serial Programming with only 1 PLL  
(not cascaded)  
Same, No Change  
Same  
Same  
Same  
Serial Programming with 2 or more  
PLLS (cascaded)  
No leading dummy bits No leading dummy bits  
Leading dummy bits  
Leading dummy bits  
NOTE: Preliminary value.  
2
MOTOROLA RF/IF DEVICE DATA  
MC145202–1  
OUTLINE DIMENSIONS  
F SUFFIX  
PLASTIC PACKAGE  
CASE 751J–02  
(SO–20)  
ISSUE A  
NOTES:  
–A–  
1. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
2. CONTROLLING DIMENSION: MILLIMETER.  
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD  
PROTRUSION.  
M
20  
1
11  
10  
–B–  
4. MAXIMUM MOLD PROTRUSION 0.12 (0.006) PER  
SIDE.  
5. DIMENSION D DOES NOT INCLUDE DAMBAR  
PROTRUSION. ALLOWABLE DAMBAR  
PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN  
EXCESS OF THE D DIMENSION AT MAXIMUM  
MATERIAL CONDITION.  
G
S 10 PL  
M
M
0.13 (0.005)  
B
MILLIMETERS  
DIM MIN MAX  
INCHES  
MIN  
MAX  
0.504  
0.213  
0.079  
0.018  
A
B
C
D
G
J
K
L
M
S
12.55  
5.10  
–––  
0.35  
1.27 BSC  
0.18  
0.55  
0.05  
0
12.80 0.494  
5.40 0.201  
2.00  
–––  
C
0.45 0.014  
0.050 BSC  
K
0.10 (0.004)  
0.23 0.007  
0.85 0.022  
0.20 0.002  
0.009  
0.033  
0.008  
7
D20 PL  
L
–T– SEATING  
PLANE  
M
S
S
0.13 (0.005)  
T B  
A
J
7
0
7.40  
8.20 0.291  
0.323  
DT SUFFIX  
PLASTIC PACKAGE  
CASE 948D–03  
(TSSOP–20)  
ISSUE B  
A
NOTES:  
1
20X K REF  
DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
M
0.200 (0.004)  
T
2
3
CONTROLLING DIMENSION: MILLIMETER.  
DIMENSION A DOES NOT INCLUDE MOLD FLASH,  
PROTRUSIONS OR GATE BURRS. MOLD FLASH  
OR GATE BURRS SHALL NOT EXCEED 0.15  
(0.006) PER SIDE.  
20  
11  
10  
4
5
DIMENSION B DOES NOT INCLUDE INTERLEAD  
FLASH OR PROTRUSION. INTERLEAD FLASH OR  
PROTRUSION SHALL NOT EXCEED 0.25 (0.010)  
PER SIDE.  
DIMENSION K DOES NOT INCLUDE DAMBAR  
PROTRUSION. ALLOWABLE DAMBAR  
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN  
EXCESS OF THE K DIMENSION AT MAXIMUM  
MATERIAL CONDITION.  
L
B
PIN 1  
IDENTIFICATION  
1
6
7
TERMINAL NUMBERS ARE SHOWN FOR  
REFERENCE ONLY.  
DIMENSIONS A AND B ARE TO BE DETERMINED  
AT DATUM PLANE U–.  
C
MILLIMETERS  
INCHES  
–U–  
DIM MIN  
MAX  
MIN  
–––  
MAX  
0.260  
0.177  
0.047  
0.010  
0.022  
A
B
C
D
F
–––  
4.30  
–––  
6.60  
4.50 0.169  
1.20 –––  
0.100 (0.004)  
H
G
D
–T– SEATING  
0.05  
0.45  
0.25 0.002  
0.55 0.018  
PLANE  
G
H
J
J1  
K
K1  
L
0.65 BSC  
0.026 BSC  
A
0.275  
0.09  
0.09  
0.16  
0.16  
6.30  
0°  
0.375  
0.011  
0.015  
0.009  
0.007  
0.013  
0.010  
0.256  
10°  
K
0.24 0.004  
0.18 0.004  
0.32 0.006  
0.26 0.006  
6.50 0.248  
K1  
J1  
J
M
M
10°  
0°  
A
F
SECTION A-A  
3
MOTOROLA RF/IF DEVICE DATA  
MC145202–1  
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding  
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and  
specificallydisclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola  
datasheetsand/orspecificationscananddovaryindifferentapplicationsandactualperformancemayvaryovertime. Alloperatingparameters,includingTypicals”  
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of  
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other  
applicationsintended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury  
ordeathmayoccur. ShouldBuyerpurchaseoruseMotorolaproductsforanysuchunintendedorunauthorizedapplication,BuyershallindemnifyandholdMotorola  
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees  
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that  
Motorola was negligent regarding the design or manufacture of the part. Motorola and  
Opportunity/Affirmative Action Employer.  
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal  
Mfax is a trademark of Motorola, Inc.  
How to reach us:  
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;  
JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141,  
P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488  
Customer Focus Center: 1–800–521–6274  
Mfax : RMFAX0@email.sps.mot.com – TOUCHTONE 1–602–244–6609  
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre,  
Motorola Fax Back System  
– US & Canada ONLY 1–800–774–1848 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.  
– http://sps.motorola.com/mfax/  
852–26668334  
HOME PAGE: http://motorola.com/sps/  
MC145202–1PP/D  

相关型号:

MC145202DTR2

PLL FREQUENCY SYNTHESIZER, 2000MHz, PDSO20, TSSOP-20
MOTOROLA

MC145202EVK

Evaluation Board Manual
MOTOROLA

MC145202F

Low-Voltage 2.0 GHz PLL Frequency Synthesizer
MOTOROLA

MC145202F1

PLL FREQUENCY SYNTHESIZER, 2000MHz, PDSO20, SOP-20
NXP

MC145202F1

PLL Frequency Synthesizer, CMOS, PDSO20, PLASTIC, SO-20
MOTOROLA

MC145202F1R2

PLL FREQUENCY SYNTHESIZER, 2000MHz, PDSO20, PLASTIC, SO-20
MOTOROLA

MC145202FR2

PLL FREQUENCY SYNTHESIZER, 2000MHz, PDSO20, SOG-20
MOTOROLA

MC14520B

DUAL UP COUNTERS
MOTOROLA

MC14520B

Dual Up Counters
ONSEMI

MC14520BAL

BINARY COUNTER
ONSEMI

MC14520BALD

4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DIP-16
MOTOROLA

MC14520BALDS

暂无描述
MOTOROLA