MC74FXXXN [MOTOROLA]

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS;
MC74FXXXN
型号: MC74FXXXN
厂家: MOTOROLA    MOTOROLA
描述:

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS

输出元件
文件: 总3页 (文件大小:79K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
MC54/74F373  
OCTAL TRANSPARENT LATCH  
WITH 3-STATE OUTPUTS  
The MC54/74F373 consists of eight latches with 3-state outputs for bus or-  
ganized system applications. The flip-flops appear transparent to the data  
when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the  
setuptimes is latched. Data appears onthebuswhentheOutputEnable(OE)  
is LOW. When OE is HIGH the bus output is in the high impedance state.  
OCTAL TRANSPARENT LATCH  
WITH 3-STATE OUTPUTS  
FAST SCHOTTKY TTL  
Eight Latches in a Single Package  
3-State Outputs for Bus Interfacing  
>
ESD 4000 Volts  
CONNECTION DIAGRAM (TOP VIEW)  
J SUFFIX  
CERAMIC  
CASE 732-03  
V
O
D
D
O
O
D
D
O
4
12  
LE  
11  
CC  
7
7
6
6
5
5
4
20  
20  
19  
18  
17  
16  
15  
14  
13  
1
N SUFFIX  
PLASTIC  
CASE 738-03  
20  
1
1
2
3
4
5
6
7
8
9
10  
OE  
O
D
D
O
O
D
D
O
3
GND  
0
0
1
1
2
2
3
DW SUFFIX  
SOIC  
CASE 751D-03  
20  
1
LOGIC SYMBOL  
3
4
7
8
13 14 17 18  
ORDERING INFORMATION  
MC54FXXXJ  
MC74FXXXN Plastic  
MC74FXXXDW SOIC  
Ceramic  
D
LE  
D
D
D
D
D
D
D
0
1
2
3
4
5
6 7  
11  
1
V
= PIN 20  
CC  
GND = PIN 10  
OE  
O
O
5
O
6
O
9
O
O
O
O
0
1
2
3
4
5
6 7  
2
12 15 16 19  
GUARANTEED OPERATING RANGES  
Symbol  
Parameter  
Min  
Typ  
5.0  
25  
Max  
5.5  
125  
70  
Unit  
V
V
CC  
Supply Voltage  
54, 74  
54  
4.5  
–55  
0
T
A
Operating Ambient Temperature Range  
°C  
74  
25  
I
I
Output Current — HIGH  
Output Current — LOW  
54, 74  
54, 74  
–3.0  
24  
mA  
mA  
OH  
OL  
FAST AND LS TTL DATA  
4-167  
MC54/74F373  
FUNCTIONAL DESCRIPTION  
The F373 contains eight D-type latches with 3-state output  
buffers. WhentheLatchEnable(LE)inputisHIGH, dataonthe  
preceding the HIGH-to-LOW transition of LE. The 3-state buff-  
ersarecontrolledbytheOutputEnable(OE)input. When(OE)  
is LOW, thebuffersareinthebi-statemode. WhenOE is HIGH  
the buffers are in the high impedance mode, but this does not  
interfere with entering new data into the latches.  
D inputs enters the latches. In this condition the latches are  
n
transparent; i.e., a latch output will change state each time its  
D input changes. When LE is LOW the latches store the  
information that was present on the D inputs one setup time  
LOGIC DIAGRAM  
D
D
1
D
D
D
4
D
D
D
7
0
2
3
5
6
D
D
D
D
D
D
D
D
O
O
O
O
O
O
O
O
G
G
G
G
G
G
G
G
LE  
OE  
O
0
O
O
O
3
O
O
O
O
7
1
2
4
5
6
NOTE:  
This diagram is provided only for the understanding of logic  
operations and should not be used to estimate propagation delays.  
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)  
Limits  
Symbol  
Parameter  
Input HIGH Voltage  
Min  
Typ  
Max  
Unit  
V
Test Conditions  
Guaranteed Input HIGH Voltage  
Guaranteed Input LOW Voltage  
V
IH  
2.0  
V
V
V
Input LOW Voltage  
0.8  
V
IL  
Input Clamp Diode Voltage  
Output HIGH Voltage  
–1.2  
V
I
I
I
I
= –18 mA  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= MIN  
IK  
IN  
54, 74  
74  
2.4  
2.7  
3.3  
3.3  
V
= – 3.0 mA  
= – 3.0 mA  
= 24 mA  
= 4.5 V  
= 4.75 V  
= MIN  
OH  
OH  
OH  
OL  
V
V
Output LOW Voltage  
0.35  
0.5  
50  
V
OL  
OZH  
OZL  
IH  
I
I
I
Output OFF Current — HIGH  
Output OFF Current — LOW  
Input HIGH Current  
µA  
µA  
µA  
µA  
mA  
mA  
mA  
V
V
V
V
V
V
= 2.7 V  
= 0.5 V  
= MAX  
= MAX  
= MAX  
= MAX  
= MAX  
= MAX  
= MAX  
OUT  
–50  
20  
OUT  
= 2.7 V  
IN  
100  
–0.6  
–150  
55  
= 7.0 V  
IN  
I
I
I
Input LOW Current  
= 0.5 V  
IL  
IN  
Output Short Circuit Current (Note 2)  
Power Supply Current (All Outputs OFF)  
–60  
= 0 V  
OUT  
OS  
CCZ  
35  
OE = 4.5 V  
D , LE = GND  
n
NOTES:  
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.  
2. Not more than one output should be shorted at a time, nor for more than 1 second.  
FAST AND LS TTL DATA  
4-168  
MC54/74F373  
AC CHARACTERISTICS  
54/74F  
= +25°C  
54F  
= –55°C to +125°C  
74F  
T
A
T
A
T = 0°C to +70°C  
A
V
= +5.0 V  
= 50 pF  
Typ  
5.3  
V
= 5.0 V ± 10%  
V
= 5.0 V ± 10%  
CC  
CC  
CC  
C
C
= 50 pF  
C = 50 pF  
L
L
L
Symbol  
Parameter  
Propagation Delay  
to O  
Min  
3.0  
2.0  
5.0  
3.0  
2.0  
2.0  
1.5  
1.5  
Max  
7.0  
5.0  
11.5  
7.0  
11  
Min  
3.0  
2.0  
5.0  
3.0  
2.0  
2.0  
1.5  
1.5  
Max  
Min  
3.0  
2.0  
5.0  
3.0  
2.0  
2.0  
1.5  
1.5  
Max  
Unit  
t
t
t
t
t
t
t
t
8.5  
7.0  
15  
8.0  
6.0  
13  
ns  
PLH  
PHL  
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
D
3.7  
n
n
Propagation Delay  
LE to O  
9.0  
ns  
ns  
ns  
5.2  
8.5  
13.5  
10  
8.0  
12  
n
5.0  
Output Enable Time  
5.6  
7.5  
6.5  
6.0  
8.5  
7.5  
6.0  
4.5  
10  
Output Disable Time  
3.8  
7.0  
AC OPERATING REQUIREMENTS  
54/74F  
= +25°C  
54F  
= –55°C to +125°C  
74F  
T = 0°C to +70°C  
A
T
A
T
A
V
CC  
= +5.0 V  
Typ  
V
= 5.0 V ± 10%  
V = 5.0 V ± 10%  
CC  
CC  
Symbol  
t (H)  
Parameter  
Min  
2.0  
2.0  
3.0  
3.0  
6.0  
Max  
Min  
2.0  
2.0  
3.0  
3.0  
6.0  
Max  
Min  
2.0  
2.0  
3.0  
3.0  
6.0  
Max  
Unit  
Setup Time, HIGH or LOW  
s
t (L)  
s
D
to LE  
n
ns  
t (H)  
h
Hold Time, HIGH or LOW  
D to LE  
n
t (L)  
h
t (H)  
w
LE Pulse Width, HIGH  
ns  
FAST AND LS TTL DATA  
4-169  

相关型号:

MC74H04

HEX INVERTER
ONSEMI

MC74H04A

Hex Inverter
ONSEMI

MC74HC00

Quad 2-Input NAND Gate
MOTOROLA

MC74HC00A

Quad 2-Input NAND Gate
ONSEMI

MC74HC00AD

Quad 2-Input NAND Gate
MOTOROLA

MC74HC00AD

Quad 2-Input NAND Gate
ONSEMI

MC74HC00ADD

暂无描述
MOTOROLA

MC74HC00ADDR2

HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDSO14, SOIC-14
MOTOROLA

MC74HC00ADG

Quad 2-Input NAND Gate
ONSEMI

MC74HC00ADR2

Quad 2-Input NAND Gate
ONSEMI

MC74HC00ADR2G

Quad 2-Input NAND Gate
ONSEMI

MC74HC00ADT

Quad 2-Input NAND Gate
MOTOROLA