MC74HCT245ASD [MOTOROLA]

Octal 3-State Noninverting Bus Transceiver with LSTTL Compatible Inputs; 八路三态同相总线收发器与LSTTL兼容输入
MC74HCT245ASD
型号: MC74HCT245ASD
厂家: MOTOROLA    MOTOROLA
描述:

Octal 3-State Noninverting Bus Transceiver with LSTTL Compatible Inputs
八路三态同相总线收发器与LSTTL兼容输入

总线驱动器 总线收发器 逻辑集成电路 光电二极管
文件: 总8页 (文件大小:194K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SEMICONDUCTOR TECHNICAL DATA  
J SUFFIX  
CERAMIC PACKAGE  
CASE 732–03  
20  
20  
High–Performance Silicon–Gate CMOS  
1
The MC54/74HCT245A is identical in pinout to the LS245. This device  
may be used as a level converter for interfacing TTL or NMOS outputs to  
High Speed CMOS inputs.  
The MC54/74HCT245A is a 3–state noninverting transceiver that is  
used for 2–way asynchronous communication between data buses. The  
device has an active–low Output Enable pin, which is used to place the  
I/O ports into high–impedance states. The Direction control determines  
whether data flows from A to B or from B to A.  
N SUFFIX  
PLASTIC PACKAGE  
CASE 738–03  
1
DW SUFFIX  
SOIC PACKAGE  
CASE 751D–04  
20  
20  
20  
1
SD SUFFIX  
SSOP PACKAGE  
CASE 940C–03  
Output Drive Capability: 15 LSTTL Loads  
TTL/NMOS Compatible Input Levels  
Outputs Directly Interface to CMOS, NMOS and TTL  
Operating Voltage Range: 4.5 to 5.5 V  
Low Input Current: 1.0 µA  
1
DT SUFFIX  
TSSOP PACKAGE  
CASE 948E–02  
1
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
ORDERING INFORMATION  
MC54HCTXXXAJ  
MC74HCTXXXAN  
MC74HCTXXXADW  
MC74HCTXXXASD  
MC74HCTXXXADT  
Ceramic  
Plastic  
SOIC  
SSOP  
TSSOP  
Chip Complexity: 304 FETs or 76 Equivalent Gates  
LOGIC DIAGRAM  
2
3
4
5
6
7
8
9
18  
17  
16  
15  
14  
13  
12  
11  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
PIN ASSIGNMENT  
A
B
DATA  
PORT  
DATA  
PORT  
DIRECTION  
1
20  
V
CC  
A1  
A2  
A3  
2
3
4
19  
18  
17  
OUTPUT ENABLE  
B1  
B2  
A4  
A5  
A6  
5
6
7
16  
15  
14  
B3  
B4  
B5  
1
DIRECTION  
PIN 20 = V  
CC  
PIN 10 = GND  
19  
OUTPUT ENABLE  
A7  
A8  
8
13  
12  
11  
B6  
B7  
B8  
9
Design Criteria  
Internal Gate Count*  
Value Units  
GND  
10  
76  
1.0  
ea  
ns  
Internal Gate Propagation Delay  
Internal Gate Power Dissipation  
Speed Power Product  
FUNCTION TABLE  
5.0  
µW  
Control Inputs  
Output  
0.005  
pJ  
Enable  
Direction  
Operation  
* Equivalent to a two–input NAND gate.  
L
L
L
H
X
Data Transmitted from Bus B to Bus A  
Data Transmitted from Bus A to Bus B  
Buses Isolated (High–Impedance State)  
H
X = Don’t Care  
2/97  
REV 7  
Motorola, Inc. 1997  
MC54/74HCT245A  
MAXIMUM RATINGS*  
Symbol  
Parameter  
Value  
Unit  
V
This device contains protection  
circuitry to guard against damage  
due to high static voltages or electric  
fields. However, precautions must  
be taken to avoid applications of any  
voltage higher than maximum rated  
voltages to this high–impedance cir-  
V
DC Supply Voltage (Referenced to GND)  
DC Input Voltage (Referenced to GND)  
DC Output Voltage (Referenced to GND)  
DC Input Current, per Pin  
– 0.5 to + 7.0  
CC  
V
– 0.5 to V  
+ 0.5  
V
in  
CC  
V
out  
– 0.5 to V  
+ 0.5  
V
CC  
I
± 20  
mA  
mA  
mA  
mW  
in  
cuit. For proper operation, V and  
in  
I
I
DC Output Current, per Pin  
± 35  
± 75  
out  
V
should be constrained to the  
out  
range GND (V or V  
)
V
.
DC Supply Current, V  
and GND Pins  
CC  
in out  
CC  
CC  
Unused inputs must always be  
tied to an appropriate logic voltage  
P
D
Power Dissipation in Still Air, Plastic or Ceramic DIP†  
SOIC Package†  
750  
500  
450  
level (e.g., either GND or V ).  
CC  
SSOP or TSSOP Package†  
Unused outputs must be left open.  
T
Storage Temperature  
– 65 to + 150  
C
C
stg  
T
Lead Temperature, 1 mm from Case for 10 Seconds  
(Plastic DIP, SOIC, SSOP or TSSOP Package)  
(Ceramic DIP)  
L
260  
300  
* Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.  
†Derating — Plastic DIP: – 10 mW/ C from 65 to 125 C  
Ceramic DIP: – 10 mW/ C from 100 to 125 C  
SOIC Package: – 7 mW/ C from 65 to 125 C  
SSOP or TSSOP Package: – 6.1 mW/ C from 65 to 125 C  
For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
Parameter  
Min  
4.5  
0
Max  
Unit  
V
V
CC  
DC Supply Voltage (Referenced to GND)  
DC Input Voltage, Output Voltage (Referenced to GND)  
Operating Temperature, All Package Types  
Input Rise and Fall Time (Figure 1)  
5.5  
V , V  
in out  
V
CC  
V
T
A
– 55 + 125  
500  
C
t , t  
r f  
0
ns  
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)  
Guaranteed Limit  
– 55 to  
V
CC  
V
25 C  
Symbol  
Parameter  
Test Conditions  
Unit  
85 C  
125 C  
V
Minimum High–Level Input  
Voltage  
V
= 0.1 V or V  
– 0.1 V  
4.5  
5.5  
2.0  
2.0  
2.0  
2.0  
2.0  
2.0  
V
IH  
out  
CC  
CC  
|I  
|
20 µA  
out  
V
Maximum Low–Level Input  
Voltage  
V
= 0.1 V or V  
– 0.1 V  
4.5  
5.5  
0.8  
0.8  
0.8  
0.8  
0.8  
0.8  
V
V
IL  
out  
|I  
|
20 µA  
out  
V
OH  
Minimum High–Level Output  
Voltage  
V
= V or V  
IH  
4.5  
5.5  
4.4  
5.4  
4.4  
5.4  
4.4  
5.4  
in  
IL  
IL  
IL  
IL  
|I  
|
20 µA  
out  
V
= V or V  
IH  
in  
|I  
|
6.0 mA  
4.5  
3.98  
3.84  
3.7  
out  
V
OL  
Maximum Low–Level Output  
Voltage  
V
= V or V  
IH  
4.5  
5.5  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
V
in  
|I  
|
20 µA  
out  
V
= V or V  
in  
IH  
|I  
|
6.0 mA  
4.5  
5.5  
0.26  
0.33  
0.4  
out  
I
in  
Maximum Input Leakage Current  
V
in  
= V  
or GND, Pins 1 or 19  
± 0.1  
± 1.0  
± 1.0  
µA  
CC  
MOTOROLA  
3–2  
MC54/74HCT245A  
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)  
Guaranteed Limit  
– 55 to  
V
CC  
V
25 C  
Symbol  
Parameter  
Test Conditions  
or GND  
85 C  
125 C  
Unit  
I
Maximum Quiescent Supply  
Current (per Package)  
V
= V  
5.5  
4.0  
40  
160  
µA  
CC  
in  
CC  
= 0 µA  
I
out  
I
Maximum Three–State  
Leakage Current  
Output in High–Impedance State  
5.5  
± 0.5  
± 5.0  
± 10  
µA  
OZ  
V
in  
= V or V  
IL  
= V  
IH  
or GND, I/O Pins  
V
out  
CC  
I  
CC  
Additional Quiescent Supply  
Current  
V
= 2.4 V, Any One Input  
–55 C  
2.9  
25 C to 125 C  
in  
V
in  
l
= V  
or GND, Other Inputs  
CC  
= 0 µA  
5.5  
2.4  
mA  
out  
NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).  
AC ELECTRICAL CHARACTERISTICS (V = 5.0 V ± 10%, C = 50 pF, Input t = t = 6.0 ns)  
CC  
L
r
f
Guaranteed Limit  
– 55 to  
25 C  
Symbol  
Parameter  
Unit  
85 C  
125 C  
t
t
,
Maximum Propagation Delay, A to B or B to A  
(Figures 1 and 3)  
22  
30  
30  
12  
28  
33  
ns  
PLH  
PHL  
t
t
,
Maximum Propagation Delay, Output Enable to A or B  
(Figures 2 and 4)  
36  
36  
15  
42  
42  
18  
ns  
ns  
ns  
PLZ  
PHZ  
t
t
,
Maximum Propagation Delay, Output Enable to A or 8  
(Figures 2 and 4)  
PZL  
PZH  
t
t
,
Maximum Output Transition Time. any Output  
(Figures 1 and 3)  
TLH  
THL  
C
Maximum Input Capacitance (Pin 1 or 19)  
10  
15  
10  
15  
10  
15  
pF  
pF  
in  
C
Maximum Three–State I/O Capacitance, (I/O in High–Impedance State)  
out  
NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High–  
Speed CMOS Data Book (DL129/D).  
Typical @ 25°C, V  
= 5.0 V  
CC  
C
Power Dissipation Capacitance (Per Enabled Output)*  
pF  
97  
PD  
2
* Used to determine the no–load dynamic power consumption: P = C  
D
Motorola High–Speed CMOS Data Book (DL129/D).  
V
f + I  
V
. For load considerations, see Chapter 2 of the  
PD CC  
CC CC  
3–3  
MOTOROLA  
MC54/74HCT245A  
SWITCHING WAVEFORMS  
3.0 V  
DIRECTION  
1.3 V  
1.3 V  
1.3 V  
GND  
3.0 V  
t
t
f
OUTPUT  
r
3.0 V  
GND  
ENABLE  
INPUT  
A OR B  
2.7 V  
t
t
PLZ  
1.3 V  
0.3 V  
PZL  
HIGH  
IMPEDANCE  
GND  
t
t
1.3 V  
t
PLH  
PHL  
A OR B  
A OR B  
10%  
90%  
V
90%  
1.3 V  
10%  
OUTPUT  
B OR A  
OL  
t
PZH  
PHZ  
V
OH  
1.3 V  
HIGH  
IMPEDANCE  
t
t
THL  
TLH  
Figure 1.  
Figure 2.  
TEST POINT  
TEST POINT  
1 k  
OUTPUT  
CONNECT TO V  
WHEN  
.
PZL  
CC  
AND t  
OUTPUT  
TESTING t  
PLZ  
CONNECT TO GND WHEN  
TESTING t AND t  
DEVICE  
UNDER  
TEST  
DEVICE  
UNDER  
TEST  
.
PZH  
PHZ  
C *  
C *  
L
L
* Includes all probe and jig capacitance  
* Includes all probe and jig capacitance  
Figure 3.  
Figure 4. Test Circuit  
MOTOROLA  
3–4  
MC54/74HCT245A  
EXPANDED LOGIC DIAGRAM  
2
3
4
5
6
7
8
9
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
18  
17  
B1  
B2  
16  
15  
B3  
B4  
A
DATA  
PORT  
B
DATA  
PORT  
14  
13  
12  
11  
B5  
B6  
B7  
B8  
1
DIRECTION  
19  
OUTPUT ENABLE  
3–5  
MOTOROLA  
MC54/74HCT245A  
OUTLINE DIMENSIONS  
J SUFFIX  
CERAMIC PACKAGE  
CASE 732–03  
ISSUE E  
NOTES:  
1. LEADS WITHIN 0.25 (0.010) DIAMETER, TRUE  
POSITION AT SEATING PLANE, AT MAXIMUM  
MATERIAL CONDITION.  
2. DIMENSION L TO CENTER OF LEADS WHEN  
FORMED PARALLEL.  
20  
1
11  
10  
3. DIMENSIONS A AND B INCLUDE MENISCUS.  
B
C
MILLIMETERS  
INCHES  
A
DIM  
A
B
C
D
F
MIN  
23.88  
6.60  
3.81  
0.38  
1.40  
MAX  
25.15  
7.49  
5.08  
0.56  
1.65  
MIN  
MAX  
0.990  
0.295  
0.200  
0.022  
0.065  
0.940  
0.260  
0.150  
0.015  
0.055  
L
F
G
H
J
K
L
2.54 BSC  
0.100 BSC  
0.51  
0.20  
3.18  
1.27  
0.30  
4.06  
0.020  
0.008  
0.125  
0.050  
0.012  
0.160  
N
J
7.62 BSC  
0.300 BSC  
H
K
M
G
M
N
0
15  
0
15  
D
0.25  
1.02  
0.010  
0.040  
SEATING  
PLANE  
N SUFFIX  
PLASTIC PACKAGE  
CASE 738–03  
ISSUE E  
–A–  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.  
3. DIMENSION L TO CENTER OF LEAD WHEN  
FORMED PARALLEL.  
4. DIMENSION B DOES NOT INCLUDE MOLD  
FLASH.  
20  
1
11  
10  
B
L
C
INCHES  
MILLIMETERS  
DIM  
A
B
C
D
MIN  
MAX  
1.070  
0.260  
0.180  
0.022  
MIN  
25.66  
6.10  
3.81  
0.39  
MAX  
27.17  
6.60  
4.57  
0.55  
1.010  
0.240  
0.150  
0.015  
–T–  
SEATING  
PLANE  
K
E
0.050 BSC  
1.27 BSC  
M
0.050  
0.070  
1.27  
1.77  
F
G
J
K
L
N
E
0.100 BSC  
2.54 BSC  
0.008  
0.110  
0.015  
0.140  
0.21  
2.80  
0.38  
3.55  
G
F
J 20 PL  
0.300 BSC  
7.62 BSC  
D 20 PL  
0.25 (0.010)  
M
M
0.25 (0.010)  
T B  
M
N
0
15  
0
15  
0.020  
0.040  
0.51  
1.01  
M
M
T
A
DW SUFFIX  
PLASTIC SOIC PACKAGE  
CASE 751D–04  
ISSUE E  
NOTES:  
–A–  
1. DIMENSIONING AND TOLERANCING PER  
ANSI Y14.5M, 1982.  
2. CONTROLLING DIMENSION: MILLIMETER.  
3. DIMENSIONS A AND B DO NOT INCLUDE  
MOLD PROTRUSION.  
20  
11  
4. MAXIMUM MOLD PROTRUSION 0.150  
(0.006) PER SIDE.  
5. DIMENSION D DOES NOT INCLUDE  
DAMBAR PROTRUSION. ALLOWABLE  
DAMBAR PROTRUSION SHALL BE 0.13  
10X P  
–B–  
M
M
0.010 (0.25)  
B
1
10  
(0.005) TOTAL IN EXCESS OF D DIMENSION  
AT MAXIMUM MATERIAL CONDITION.  
MILLIMETERS  
INCHES  
20X D  
DIM  
A
B
C
D
MIN  
12.65  
7.40  
2.35  
0.35  
0.50  
MAX  
12.95  
7.60  
2.65  
0.49  
0.90  
MIN  
MAX  
0.510  
0.299  
0.104  
0.019  
0.035  
J
0.499  
0.292  
0.093  
0.014  
0.020  
M
S
S
0.010 (0.25)  
T
A
B
F
F
G
J
K
M
P
R
1.27 BSC  
0.050 BSC  
0.25  
0.10  
0
0.32  
0.25  
7
0.010  
0.004  
0
0.012  
0.009  
7
R X 45  
10.05  
0.25  
10.55  
0.75  
0.395  
0.010  
0.415  
0.029  
C
SEATING  
PLANE  
–T–  
M
18X G  
K
MOTOROLA  
3–6  
MC54/74HCT245A  
OUTLINE DIMENSIONS  
SD SUFFIX  
PLASTIC SSOP PACKAGE  
CASE 940C–03  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI  
ISSUE B  
Y14.5M, 1982.  
20X K REF  
0.12 (0.005)  
2. CONTROLLING DIMENSION: MILLIMETER.  
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH,  
PROTRUSIONS OR GATE BURRS. MOLD FLASH OR  
GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER  
SIDE.  
0.25 (0.010)  
M
S
S
T
U
V
N
4. DIMENSION B DOES NOT INCLUDE INTERLEAD  
FLASH OR PROTRUSION. INTERLEAD FLASH OR  
PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER  
SIDE.  
5. DIMENSION K DOES NOT INCLUDE DAMBAR  
PROTRUSION/INTRUSION. ALLOWABLE DAMBAR  
PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN  
EXCESS OF K DIMENSION AT MAXIMUM MATERIAL  
CONDITION. DAMBAR INTRUSION SHALL NOT  
REDUCE DIMENSION K BY MORE THAN 0.07 (0.002)  
AT LEAST MATERIAL CONDITION.  
M
20  
11  
10  
L/2  
N
B
F
L
DETAIL E  
K
PIN 1  
IDENT  
1
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE  
ONLY.  
7. DIMENSION A AND B ARE TO BE DETERMINED AT  
DATUM PLANE –W–.  
–U–  
A
–V–  
J
J1  
MILLIMETERS  
INCHES  
DIM  
A
B
C
D
F
G
H
J
J1  
K
MIN  
7.07  
5.20  
1.73  
0.05  
0.63  
MAX  
7.33  
5.38  
1.99  
0.21  
0.95  
MIN  
MAX  
0.288  
0.212  
0.078  
0.008  
0.037  
K1  
M
S
0.20 (0.008)  
T U  
0.278  
0.205  
0.068  
0.002  
0.024  
SECTION N–N  
–W–  
0.65 BSC  
0.026 BSC  
C
0.59  
0.09  
0.09  
0.25  
0.25  
7.65  
0
0.75  
0.20  
0.16  
0.38  
0.33  
7.90  
8
0.023  
0.003  
0.003  
0.010  
0.010  
0.301  
0
0.030  
0.008  
0.006  
0.015  
0.013  
0.311  
8
0.076 (0.003)  
SEATING  
PLANE  
–T–  
D
G
DETAIL E  
K1  
L
M
H
DT SUFFIX  
PLASTIC TSSOP PACKAGE  
CASE 948E–02  
ISSUE A  
20X K REF  
0.10 (0.004)  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
M
S
S
T
U
V
S
0.15 (0.006)  
T
U
2. CONTROLLING DIMENSION: MILLIMETER.  
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH,  
PROTRUSIONS OR GATE BURRS. MOLD FLASH  
OR GATE BURRS SHALL NOT EXCEED 0.15  
(0.006) PER SIDE.  
4. DIMENSION B DOES NOT INCLUDE INTERLEAD  
FLASH OR PROTRUSION. INTERLEAD FLASH OR  
PROTRUSION SHALL NOT EXCEED 0.25 (0.010)  
PER SIDE.  
5. DIMENSION K DOES NOT INCLUDE DAMBAR  
PROTRUSION. ALLOWABLE DAMBAR  
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN  
EXCESS OF THE K DIMENSION AT MAXIMUM  
MATERIAL CONDITION.  
6. TERMINAL NUMBERS ARE SHOWN FOR  
REFERENCE ONLY.  
K
K1  
20  
11  
2X L/2  
J J1  
B
L
–U–  
PIN 1  
IDENT  
SECTION N–N  
1
10  
0.25 (0.010)  
N
7. DIMENSION A AND B ARE TO BE DETERMINED  
AT DATUM PLANE –W–.  
S
0.15 (0.006)  
T U  
M
A
MILLIMETERS  
INCHES  
DIM  
A
B
C
D
MIN  
6.40  
4.30  
–––  
0.05  
0.50  
MAX  
6.60  
4.50  
1.20  
0.15  
0.75  
MIN  
MAX  
0.260  
0.177  
0.047  
0.006  
0.030  
–V–  
0.252  
0.169  
–––  
0.002  
0.020  
N
F
F
G
H
J
J1  
K
K1  
L
0.65 BSC  
0.026 BSC  
DETAIL E  
0.27  
0.09  
0.09  
0.19  
0.19  
0.37  
0.20  
0.16  
0.30  
0.25  
0.011  
0.004  
0.004  
0.007  
0.007  
0.015  
0.008  
0.006  
0.012  
0.010  
–W–  
C
6.40 BSC  
0.252 BSC  
G
D
M
0
8
0
8
H
DETAIL E  
0.100 (0.004)  
–T– SEATING  
PLANE  
3–7  
MOTOROLA  
MC54/74HCT245A  
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding  
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and  
specificallydisclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola  
datasheetsand/orspecificationscananddovaryindifferentapplicationsandactualperformancemayvaryovertime. Alloperatingparameters,includingTypicals”  
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of  
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other  
applicationsintended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury  
ordeathmayoccur. ShouldBuyerpurchaseoruseMotorolaproductsforanysuchunintendedorunauthorizedapplication,BuyershallindemnifyandholdMotorola  
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees  
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that  
Motorola was negligent regarding the design or manufacture of the part. Motorola and  
Opportunity/Affirmative Action Employer.  
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal  
Mfax is a trademark of Motorola, Inc.  
How to reach us:  
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;  
P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447  
JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center,  
3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315  
Mfax : RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609  
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
– US & Canada ONLY 1–800–774–1848 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298  
INTERNET: http://www.mot.com/SPS/  
MC74HCT245A/D  

相关型号:

MC74HCT245ASDR2

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SSOP-20
MOTOROLA

MC74HCT245A_07

Octal 3−State Noninverting Bus Transceiver with LSTTL Compatible Inputs
ONSEMI

MC74HCT245N

HCT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20, PLASTIC, DIP-20
MOTOROLA

MC74HCT259ADG

8-Bit Addressable Latch 1-of-8 Decoder
ONSEMI

MC74HCT259ADR2G

8-Bit Addressable Latch 1-of-8 Decoder
ONSEMI

MC74HCT259ADTG

8-Bit Addressable Latch 1-of-8 Decoder
ONSEMI

MC74HCT259ADTR2G

8-Bit Addressable Latch 1-of-8 Decoder
ONSEMI

MC74HCT273

Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs
MOTOROLA

MC74HCT273

Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs
ONSEMI

MC74HCT273A

Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs
MOTOROLA

MC74HCT273A

Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs
ONSEMI

MC74HCT273ADT

IC,FLIP-FLOP,OCTAL,D TYPE,HCT-CMOS,TSSOP,20PIN,PLASTIC
ONSEMI