74HC4020-Q100 [NEXPERIA]
14-stage binary ripple counter;
| 型号： | 74HC4020-Q100 |
| 厂家： | 
Nexperia |
| 描述： | 14-stage binary ripple counter |
| 文件： | 总18页 (文件大小：781K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74HC4020-Q100;
74HCT4020-Q100
14-stage binary ripple counter
Rev. 1 — 23 May 2013
Product data sheet
1. General description
The 74HC4020-Q100; 74HCT4020-Q100 are 14-stage binary ripple counters with a clock
input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel
outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of
CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of
the state of CP. Each counter stage is a static toggle flip-flop.. Inputs include clamp
diodes. This enables the use of current limiting resistors to interface inputs to voltages in
excess of VCC
.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from 40 C to +85 C and from 40 C to +125 C
Input levels:
For 74HC4020-Q100: CMOS level
For 74HCT4020-Q100: TTL level
Complies with JEDEC standard no. 7A
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
Multiple package options
3. Applications
Frequency dividing circuits
Time delay circuits
Control counters
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
4. Ordering information
Table 1.
Ordering information
Type number
Package
Temperature range
Name
Description
Version
74HC4020D-Q100
40 C to +125 C
SO16
plastic small outline package; 16 leads;
body width 3.9 mm
SOT109-1
74HCT4020D-Q100
74HC4020PW-Q100
74HCT4020PW-Q100
74HC4020BQ-Q100
74HCT4020BQ-Q100
40 C to +125 C
40 C to +125 C
TSSOP16
plastic thin shrink small outline package; 16
leads; body width 4.4 mm
SOT403-1
SOT763-1
DHVQFN16 plastic dual in-line compatible thermal
enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 3.5 0.85 mm
5. Functional diagram
ꢀꢄ
ꢀꢀ
&3
7
ꢀꢁꢂ67$*(ꢃ&2817(5
05
&
'
ꢅ
ꢇ
ꢈ
ꢁ
ꢉ
ꢀꢆ ꢀꢋ ꢀꢁ ꢀꢈ
ꢀ
ꢋ
ꢆ
4ꢄ 4ꢆ 4ꢁ 4ꢈ 4ꢉ 4ꢇ 4ꢊ 4ꢅ 4ꢀꢄ 4ꢀꢀ 4ꢀꢋ 4ꢀꢆ
ꢀꢀꢁDDOꢂꢀꢁ
Fig 1. Functional diagram
CTR14
+
Q0
Q3
Q4
Q5
9
7
5
4
6
10
11
0
9
CT = 0
7
5
4
10
11
CP
Q6
Q7
6
13
13
12
14
15
1
CT
Q8
12
14
15
1
Q9
MR
Q10
Q11
Q12
Q13
2
2
3
13
3
001aal202
001aal203
Fig 2. Logic symbol
Fig 3. IEC logic symbol
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
2 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
FF
1
FF
2
FF
3
FF
4
FF
6
CP
T
T
T
T
T
RD
RD
RD
RD
RD
MR
Q0
Q3
Q13
001aal204
Fig 4. Logic diagram
6. Pinning information
6.1 Pinning
ꢀꢁ+&ꢁꢂꢃꢂꢄ4ꢅꢂꢂ
ꢀꢁ+&7ꢁꢂꢃꢂꢄ4ꢅꢂꢂ
WHUPLQDOꢃꢀ
LQGH[ꢃDUHD
ꢀꢁ+&ꢁꢂꢃꢂꢄ4ꢅꢂꢂ
ꢀꢁ+&7ꢁꢂꢃꢂꢄ4ꢅꢂꢂ
ꢋ
ꢆ
ꢁ
ꢈ
ꢉ
ꢇ
ꢀꢈ
ꢀꢁ
ꢀꢆ
ꢀꢋ
ꢀꢀ
ꢀꢄ
4ꢀꢋ
4ꢀꢄ
4ꢅ
4ꢀꢆ
4ꢈ
4ꢁ
4ꢉ
4ꢆ
ꢀ
ꢋ
ꢆ
ꢁ
ꢈ
ꢉ
ꢇ
ꢊ
ꢀꢉ
9
4ꢀꢀ
4ꢀꢋ
4ꢀꢆ
4ꢈ
&&
ꢀꢈ
ꢀꢁ
ꢀꢆ
ꢀꢋ
ꢀꢀ
ꢀꢄ
ꢅ
4ꢇ
4ꢀꢄ
4ꢅ
4ꢇ
4ꢊ
05
&3
4ꢄ
4ꢊ
ꢌꢀꢍ
&&
05
&3
9
4ꢁ
4ꢉ
4ꢆ
DDDꢃꢀꢀꢄꢅꢆꢈ
*1'
7UDQVSDUHQWꢃWRSꢃYLHZ
DDDꢃꢀꢀꢄꢅꢆꢇ
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to VCC
.
Fig 5. Pin configuration SO16 and TSSOP16
Fig 6. Pin configuration DHVQFN16
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
3 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
6.2 Pin description
Table 2.
Symbol
Q0, Q3 to Q13
GND
Pin description
Pin
Description
9, 7, 5, 4, 6, 13, 12, 14, 15, 1, 2, 3
output
8
ground (0 V)
CP
10
11
16
clock input (HIGH-to-LOW, edge-triggered)
master reset input (active HIGH)
positive supply voltage
MR
VCC
7. Functional description
Table 3.
Function table
Input
CP
Output
Q0, Q3 to Q13
no change
count
MR
L
L
X
H
L
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; = LOW-to-HIGH clock transition; = HIGH-to-LOW clock transition.
7.1 Timing diagram
1
2
4
8
16
32
64 128 256 512 1024 2048 4096 8192 16384
CP input
MR input
Q0
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
Q11
Q12
Q13
001aal207
Fig 7. Timing diagram
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
4 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
8. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
VCC
IIK
Parameter
Conditions
Min
Max
+7
Unit
V
supply voltage
0.5
input clamping current
output clamping current
output current
VI < 0.5 V or VI > VCC + 0.5 V
VI < 0.5 V or VI > VCC + 0.5 V
0.5 V < VO < VCC + 0.5 V
-
20
20
25
50
50
+150
500
mA
mA
mA
mA
mA
C
IOK
-
IO
-
ICC
supply current
-
IGND
Tstg
Ptot
ground current
-
storage temperature
total power dissipation
65
[1]
Tamb = 40 C to +125 C
-
mW
[1] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.
For TSSOP16 package: Ptot derates linearly with 5.5 mW/K above 60 C.
For DHVQFN16 package: Ptot derates linearly with 4.5 mW/K above 60 C.
9. Recommended operating conditions
Table 5.
Recommended operating conditions
Symbol Parameter
Conditions
74HC4020-Q100
74HCT4020-Q100
Unit
Min
Typ
Max
Min
4.5
0
Typ
Max
5.5
VCC
VI
supply voltage
input voltage
output voltage
2.0
0
5.0
6.0
VCC
VCC
5.0
V
V
V
-
-
-
-
VCC
VCC
VO
0
0
t/V
input transition rise and
fall rate
except for
Schmitt trigger inputs
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
-
-
625
139
83
-
-
-
ns/V
-
-
1.67
-
-
-
1.67
-
139 ns/V
ns/V
+125 C
-
Tamb
ambient temperature
40
+25
+125
40
+25
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
5 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
10. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
74HC4020-Q100
VIH
HIGH-level
input voltage
VCC = 2.0 V
1.5
1.2
2.4
3.2
0.8
-
-
1.5
-
-
1.5
-
-
V
V
V
V
V
V
VCC = 4.5 V
3.15
3.15
3.15
VCC = 6.0 V
4.2
-
4.2
-
4.2
-
VIL
LOW-level
input voltage
VCC = 2.0 V
-
-
-
0.5
-
-
-
0.5
1.35
1.8
-
-
-
0.5
1.35
1.8
VCC = 4.5 V
2.1 1.35
VCC = 6.0 V
2.8
1.8
VOH
HIGH-level
VI = VIH or VIL
output voltage
IO = 20 A; VCC = 2.0 V
IO = 20 A; VCC = 4.5 V
IO = 20 A; VCC = 6.0 V
1.9
4.4
5.9
2.0
4.5
6.0
-
-
-
-
-
1.9
4.4
-
-
-
-
-
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
V
V
V
V
V
5.9
IO = 4.0 mA; VCC = 4.5 V 3.98 4.32
IO = 5.2 mA; VCC = 6.0 V 5.48 5.81
VI = VIH or VIL
3.84
5.34
VOL
LOW-level
output voltage
IO = 20 A; VCC = 2.0 V
IO = 20 A; VCC = 4.5 V
IO = 20 A; VCC = 6.0 V
IO = 4.0 mA; VCC = 4.5 V
IO = 5.2 mA; VCC = 6.0 V
-
-
-
-
-
-
0
0
0
0.1
0.1
0.1
-
-
-
-
-
-
0.1
0.1
-
-
-
-
-
-
0.1
0.1
0.1
0.4
0.4
1
V
V
0.1
V
0.15 0.26
0.16 0.26
0.33
0.33
1
V
V
II
input leakage
current
VI = VCC or GND;
VCC = 6.0 V
-
0.1
8.0
-
A
ICC
CI
supply current VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
-
-
-
-
-
80
-
-
-
160
-
A
input
3.5
pF
capacitance
74HCT4020-Q100
VIH
HIGH-level
input voltage
VCC = 4.5 V to 5.5 V
VCC = 4.5 V to 5.5 V
2.0
-
1.6
1.2
-
2.0
-
-
2.0
-
-
V
V
VIL
LOW-level
0.8
0.8
0.8
input voltage
VOH
HIGH-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 20 A
4.4
4.5
-
-
4.4
-
-
4.4
3.7
-
-
V
V
IO = 4.0 mA
3.98 4.32
3.84
VOL
LOW-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 20 A; VCC = 4.5 V
IO = 4.0 mA; VCC = 4.5 V
-
-
-
0
0.1
-
-
-
0.1
0.33
1
-
-
-
0.1
0.4
1
V
0.15 0.26
0.1
V
II
input leakage
current
VI = VCC or GND;
VCC = 5.5 V
-
A
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
6 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
Table 6.
Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
ICC
supply current VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
-
-
8.0
-
80
-
160
A
ICC
additional
VI = VCC 2.1 V; IO = 0 A;
supply current other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V
pin MR
pin CP
-
-
-
110
85
396
306
-
-
-
-
495
383
-
-
-
-
539
417
-
A
A
pF
CI
input
3.5
capacitance
11. Dynamic characteristics
Table 7.
Dynamic characteristics
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 10
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
74HC4020-Q100
[1]
tpd
propagation
delay
CP to Q0; see Figure 8
VCC = 2.0 V; CL = 50 pF
VCC = 4.5 V; CL = 50 pF
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V; CL = 50 pF
Qn to Qn+1; see Figure 9
VCC = 2.0 V; CL = 50 pF
VCC = 4.5 V; CL = 50 pF
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V; CL = 50 pF
-
-
-
-
39 140
-
-
-
-
175
35
-
-
-
-
-
210
42
-
ns
ns
ns
ns
14
11
11
28
-
24
30
36
-
-
-
-
22
8
75
15
-
-
-
-
-
95
19
-
-
-
-
-
110
22
-
ns
ns
ns
ns
6
6
13
16
19
tPHL
HIGH to LOW MR to Qn; see Figure 8
propagation
delay
VCC =2.0 V; CL = 50 pF
-
-
-
-
55 170
-
-
-
-
215
43
-
-
-
-
-
225
51
-
ns
ns
ns
ns
VCC = 4.5 V; CL = 50 pF
20
17
16
34
-
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V; CL = 50 pF
29
37
43
[2]
tt
transition
time
Qn; see Figure 8
VCC = 2.0 V; CL = 50 pF
VCC = 4.5 V; CL = 50 pF
VCC = 6.0 V; CL = 50 pF
-
-
-
19
7
75
15
13
-
-
-
95
19
16
-
-
-
110
22
ns
ns
ns
6
19
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
7 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
Table 7.
Dynamic characteristics …continued
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 10
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
tW
pulse width
CP HIGH or LOW;
see Figure 8
VCC = 2.0 V; CL = 50 pF
VCC = 4.5 V; CL = 50 pF
VCC = 6.0 V; CL = 50 pF
MR HIGH; see Figure 8
VCC = 2.0 V; CL = 50 pF
VCC = 4.5 V; CL = 50 pF
VCC = 6.0 V; CL = 50 pF
80
16
14
14
4
-
-
-
100
20
-
-
-
120
24
-
-
-
ns
ns
ns
3
17
20
80
16
14
17
6
-
-
-
100
20
-
-
-
120
24
-
-
-
ns
ns
ns
5
17
20
trec
recovery time MR to CP; see Figure 8
VCC = 2.0 V; CL = 50 pF
50
10
9
6
2
2
-
-
-
65
13
11
-
-
-
75
15
13
-
-
-
ns
ns
ns
VCC = 4.5 V; CL = 50 pF
VCC = 6.0 V; CL = 50 pF
fmax
maximum
frequency
see Figure 8
VCC = 2.0 V; CL = 50 pF
VCC = 4.5 V; CL = 50 pF
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V; CL = 50 pF
6.0
30
-
30
92
-
-
-
-
-
4.8
24
-
-
-
-
-
-
4.0
20
-
-
-
-
-
-
MHz
MHz
MHz
MHz
pF
101
35 109
28
-
24
-
[3]
[1]
CPD
power
-
19
dissipation
capacitance
74HCT4020-Q100
tpd
propagation
delay
CP to Q0; see Figure 8
VCC = 4.5 V; CL = 50 pF
VCC = 5.0 V; CL = 15 pF
Qn to Qn+1; see Figure 9
VCC = 4.5 V; CL = 50 pF
VCC = 5.0 V; CL = 15 pF
-
-
18
15
36
-
-
-
45
-
-
-
54
-
ns
ns
-
-
8
6
15
-
-
-
19
-
-
-
22
-
ns
ns
tPHL
HIGH to LOW MR to Qn; see Figure 8
propagation
delay
VCC = 4.5 V; CL = 50 pF
-
-
22
19
45
-
-
-
56
-
-
-
68
-
ns
ns
VCC = 5.0 V; CL = 15 pF
[2]
tt
transition
time
Qn; see Figure 8
VCC = 4.5 V; CL = 50 pF
-
7
15
-
19
-
22
ns
tW
pulse width
CP HIGH or LOW;
see Figure 8
VCC = 4.5 V; CL = 50 pF
MR HIGH; see Figure 8
VCC = 4.5 V; CL = 50 pF
20
20
10
7
8
2
-
-
-
25
25
13
-
-
-
30
30
-
-
-
ns
ns
ns
trec
recovery time MR to CP; see Figure 8
VCC = 4.5 V; CL = 50 pF
15
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
8 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
Table 7.
Dynamic characteristics …continued
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 10
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
fmax
maximum
frequency
see Figure 8
VCC = 4.5 V; CL = 50 pF
VCC = 5.0 V; CL = 15 pF
25
-
47
52
20
-
-
-
20
-
-
-
-
17
-
-
-
-
MHz
MHz
pF
[3]
CPD
power
-
-
-
dissipation
capacitance
[1] tpd is the same as tPHL and tPLH
.
[2] tt is the same as tTHL and tTLH
.
[3] CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD VCC2 fi + (CL VCC2 fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
(CL VCC2 fo) = sum of outputs;
CL = output load capacitance in pF;
VCC = supply voltage in V.
12. Waveforms
V
V
I
I
V
M
MR input
CP input
t
1/f
max
W
t
rec
V
M
t
W
t
t
t
PHL
PHL
PLH
90 %
90 %
Q0 or Qn
output
V
M
10 %
10 %
t
t
TLH
THL
001aad590
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 8. Clock timing, propagation delays, pulse widths and measurement points
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
9 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
V
OH
Qn output
V
M
V
OL
t
t
PLH
PHL
V
OH
V
Qn+1 output
M
V
OL
001aai120
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 9. Waveforms showing the output Qn to output Qn+1 propagation delays
Table 8.
Type
Measurement points
Input
VM
Output
VM
74HC4020-Q100
74HCT4020-Q100
0.5 VCC
1.3 V
0.5 VCC
1.3 V
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
10 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
t
W
V
I
90 %
negative
pulse
V
V
V
M
M
10 %
GND
t
t
r
f
t
t
f
r
V
I
90 %
positive
pulse
V
M
M
10 %
GND
t
W
V
CC
V
V
O
I
G
DUT
R
T
C
L
001aah768
Test data is given in Table 9.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
Fig 10. Test circuit for measuring switching times
Table 9.
Type
Test data
Input
Load
VI
tr, tf
6 ns
6 ns
CL
74HC4020-Q100
VCC
15 pF, 50 pF
15 pF, 50 pF
74HCT4020-Q100 3 V
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
11 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
13. Package outline
SO16: plastic small outline package; 16 leads; body width 3.9 mm
SOT109-1
D
E
A
X
v
c
y
H
M
A
E
Z
16
9
Q
A
2
A
(A )
3
A
1
pin 1 index
θ
L
p
L
1
8
e
w
M
detail X
b
p
0
2.5
scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.
0.25
0.10
1.45
1.25
0.49
0.36
0.25
0.19
10.0
9.8
4.0
3.8
6.2
5.8
1.0
0.4
0.7
0.6
0.7
0.3
mm
1.27
0.05
1.05
0.041
1.75
0.25
0.01
0.25
0.01
0.25
0.1
8o
0o
0.010 0.057
0.004 0.049
0.019 0.0100 0.39
0.014 0.0075 0.38
0.16
0.15
0.244
0.228
0.039 0.028
0.016 0.020
0.028
0.012
inches
0.069
0.01 0.004
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT109-1
076E07
MS-012
Fig 11. Package outline SOT109-1 (SO16)
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
12 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm
SOT403-1
D
E
A
X
c
y
H
v
M
A
E
Z
9
16
Q
(A )
3
A
2
A
A
1
pin 1 index
θ
L
p
L
1
8
detail X
w
M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(2)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.
8o
0o
0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
6.6
6.2
0.75
0.50
0.4
0.3
0.40
0.06
mm
1.1
0.65
0.25
1
0.2
0.13
0.1
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-18
SOT403-1
MO-153
Fig 12. Package outline SOT403-1 (TSSOP16)
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
13 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 x 3.5 x 0.85 mm
SOT763-1
B
A
D
A
A
1
E
c
detail X
terminal 1
index area
C
terminal 1
index area
e
1
y
y
e
b
v
M
C
C
A
B
C
1
w
M
2
7
L
1
8
9
E
h
e
16
15
10
D
h
X
0
2.5
scale
5 mm
DIMENSIONS (mm are the original dimensions)
(1)
A
(1)
(1)
UNIT
A
b
c
E
e
e
y
D
D
E
L
v
w
y
1
1
h
1
h
max.
0.05 0.30
0.00 0.18
3.6
3.4
2.15
1.85
2.6
2.4
1.15
0.85
0.5
0.3
mm
0.05
0.1
1
0.2
0.5
2.5
0.1
0.05
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
02-10-17
03-01-27
SOT763-1
- - -
MO-241
- - -
Fig 13. Package outline SOT763-1 (DHVQFN16)
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
14 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
14. Abbreviations
Table 10. Abbreviations
Acronym
CMOS
DUT
Description
Complementary Metal-Oxide Semiconductor
Device Under Test
ElectroStatic Discharge
Human Body Model
Military
ESD
HBM
MIL
MM
Machine Model
TTL
Transistor-Transistor Logic
15. Revision history
Table 11. Revision history
Document ID
Release date
Data sheet status
Change
notice
Supersedes
74HC_HCT4020_Q100 v.1 20130523
Product data sheet
-
-
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
15 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
16. Legal information
16.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
Suitability for use in automotive applications — This Nexperia
product has been qualified for use in automotive
16.2 Definitions
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Nexperia does not accept any liability related to any default,
16.3 Disclaimers
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
16 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
17. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
74HC_HCT4020_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 23 May 2013
17 of 18
74HC4020-Q100; 74HCT4020-Q100
Nexperia
14-stage binary ripple counter
18. Contents
1
2
3
4
5
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
6
6.1
6.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
7
7.1
8
Functional description . . . . . . . . . . . . . . . . . . . 4
Timing diagram. . . . . . . . . . . . . . . . . . . . . . . . . 4
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5
Recommended operating conditions. . . . . . . . 5
Static characteristics. . . . . . . . . . . . . . . . . . . . . 6
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 15
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 15
9
10
11
12
13
14
15
16
Legal information. . . . . . . . . . . . . . . . . . . . . . . 16
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 16
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
16.1
16.2
16.3
16.4
17
18
Contact information. . . . . . . . . . . . . . . . . . . . . 17
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 23 May 2013
相关型号：
74HC4020D/T3
IC HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, PLASTIC, SOP-16, Counter
NXP
©2020 ICPDF网 联系我们和版权申明