HEF4094BTT [NEXPERIA]

8-stage shift-and-store registerProduction;
HEF4094BTT
型号: HEF4094BTT
厂家: Nexperia    Nexperia
描述:

8-stage shift-and-store registerProduction

光电二极管 逻辑集成电路 触发器
文件: 总15页 (文件大小:258K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
HEF4094B  
8-stage shift-and-store register  
Rev. 14 — 8 July 2021  
Product data sheet  
1. General description  
The HEF4094B is an 8-bit serial-in/serial or parallel-out shift register with a storage register and  
3-state outputs. Both the shift and storage register have separate clocks. The device features a  
serial input (D) and two serial outputs (QS1 and QS2) to enable cascading. Data is shifted on the  
LOW-to-HIGH transitions of the CP input. Data is available at QS1 on the LOW-to-HIGH transitions  
of the CP input to allow cascading when clock edges are fast. The same data is available at QS2  
on the next HIGH-to-LOW transition of the CP input to allow cascading when clock edges are slow.  
The data in the shift register is transferred to the storage register when the STR input is HIGH.  
Data in the storage register appears at the outputs whenever the output enable input (OE) is HIGH.  
A LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE  
input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of  
current limiting resistors to interface inputs to voltages in excess of VDD  
.
2. Features and benefits  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Wide supply voltage range from 3.0 to 15.0 V  
CMOS low power dissipation  
High noise immunity  
Standardized symmetrical output characteristics  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)  
Complies with JEDEC standard JESD 13-B  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
All types operate from -40 °C to +125 °C.  
Type number  
Package  
Name  
Description  
Version  
HEF4094BT  
SO16  
plastic small outline package; 16 leads; body width 3.9 mm  
SOT109-1  
SOT403-1  
HEF4094BTT  
TSSOP16  
plastic thin shrink small outline package; 16 leads; body width 4.4 mm  
 
 
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
4. Functional diagram  
3
1
CP  
STR  
QS1  
9
QS2  
QP0  
QP1  
10  
4
D
2
8-STAGE SHIFT  
REGISTER  
QS2  
QS1  
5
10  
9
CP  
3
QP2  
QP3  
QP4  
QP5  
QP6  
QP7  
6
2
D
7
STR  
8-BIT STORAGE  
REGISTER  
1
14  
13  
12  
11  
OE  
15  
3-STATE OUTPUTS  
OE  
15  
QP0 QP1 QP2 QP3 QP4 QP5 QP6 QP7  
4
5
6
7
14  
13  
12  
11  
001aaf119  
001aaf111  
Fig. 1. Functional diagram  
Fig. 2. Logic symbol  
STAGE 0  
STAGES 1 TO 6  
STAGE 7  
D
D
Q
D
Q
D
Q
QS1  
CP  
CP  
D
Q
QS2  
FF 0  
FF 7  
CP  
CP  
LE  
LATCH  
D
Q
D
Q
LE  
LE  
LATCH 0  
LATCH 7  
STR  
OE  
001aag799  
QP0  
QP2  
QP4  
QP6  
QP1  
QP3  
QP5  
QP7  
Fig. 3. Logic diagram  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
2 / 15  
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
5. Pinning information  
5.1. Pinning  
HEF4094B  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
STR  
D
V
DD  
OE  
CP  
QP4  
QP5  
QP6  
QP7  
QS2  
QS1  
QP0  
QP1  
QP2  
QP3  
V
SS  
aaa-007666  
Fig. 4. Pin configuration SOT109-1 (SO16) and SOT403-1 (TSSOP16)  
5.2. Pin description  
Table 2. Pin description  
Symbol  
STR  
D
Pin  
Description  
1
strobe input  
2
data input  
CP  
3
clock input  
QP0 to QP7  
VSS  
4, 5, 6, 7, 14, 13, 12, 11  
parallel output  
ground supply voltage  
serial output  
8
QS1  
QS2  
OE  
9
10  
15  
16  
serial output  
output enable input  
supply voltage  
VDD  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
3 / 15  
 
 
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
6. Functional description  
Table 3. Function table  
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = HIGH-impedance OFF-state; NC = no change;  
↑ = positive-going transition; ↓ = negative-going transition;  
Q6S = the data in register stage 6 before the LOW to HIGH clock transition;  
Q7S = the data in register stage 7 before the HIGH to LOW clock transition.  
Inputs  
Parallel outputs  
Serial outputs  
CP  
OE  
L
STR  
X
D
X
X
X
L
QP0  
Z
QPn  
QS1  
Q6S  
NC  
QS2  
NC  
Z
L
X
Z
Z
Q7S  
NC  
H
H
H
H
L
NC  
L
NC  
Q6S  
Q6S  
Q6S  
NC  
H
QPn -1  
QPn -1  
NC  
NC  
H
H
H
H
NC  
H
NC  
Q7S  
CLOCK INPUT  
DATA INPUT  
STROBE INPUT  
OUTPUT ENABLE INPUT  
INTERNAL Q0S (FF 0)  
OUTPUT QP0  
Z-state  
INTERNAL Q6S (FF 6)  
OUTPUT QP6  
Z-state  
SERIAL OUTPUT QS1  
SERIAL OUTPUT QS2  
001aaf117  
At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the  
QSn outputs.  
Fig. 5. Timing diagram  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
4 / 15  
 
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
7. Limiting values  
Table 4. Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).  
Symbol Parameter  
Conditions  
Min  
Max  
+18  
Unit  
V
VDD  
IIK  
supply voltage  
-0.5  
input clamping current  
input voltage  
VI < -0.5 V or VI > VDD + 0.5 V  
VO < -0.5 V or VO > VDD + 0.5 V  
-
±10  
mA  
V
VI  
-0.5  
VDD + 0.5  
±10  
IOK  
II/O  
IDD  
Tstg  
Tamb  
Ptot  
P
output clamping current  
input/output current  
supply current  
-
mA  
mA  
mA  
°C  
-
-
±10  
50  
storage temperature  
ambient temperature  
total power dissipation  
power dissipation  
-65  
-40  
-
+150  
+125  
500  
°C  
[1]  
mW  
mW  
per output  
-
100  
[1] For SOT109-1 (SO16) package: Ptot derates linearly with 12.4 mW/K above 110 °C.  
For SOT403-1 (TSSOP16) package: Ptot derates linearly with 8.5 mW/K above 91 °C.  
8. Recommended operating conditions  
Table 5. Recommended operating conditions  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
15  
Unit  
V
VDD  
VI  
supply voltage  
3
0
-
-
-
-
-
-
input voltage  
VDD  
+125  
3.75  
0.5  
V
Tamb  
Δt/ΔV  
ambient temperature  
input transition rise and fall rate  
in free air  
-40  
-
°C  
VDD = 5 V  
VDD = 10 V  
VDD = 15 V  
μs/V  
μs/V  
μs/V  
-
-
0.08  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
5 / 15  
 
 
 
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
9. Static characteristics  
Table 6. Static characteristics  
VSS = 0 V; VI = VSS or VDD; unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
Tamb = -40 °C Tamb = +25 °C Tamb = +85 °C Tamb = +125 °C Unit  
Min  
3.5  
7.0  
11.0  
-
Max  
-
Min  
Max  
-
Min  
Max  
-
Min  
Max  
VIH  
HIGH-level input |IO| < 1 μA  
voltage  
5 V  
3.5  
3.5  
3.5  
-
-
V
V
V
V
V
V
V
V
V
V
V
V
10 V  
15 V  
5 V  
-
7.0  
-
7.0  
-
7.0  
-
11.0  
-
11.0  
-
11.0  
-
VIL  
LOW-level input |IO| < 1 μA  
voltage  
1.5  
3.0  
4.0  
-
-
1.5  
3.0  
4.0  
-
-
1.5  
3.0  
4.0  
-
-
1.5  
3.0  
4.0  
-
10 V  
15 V  
5 V  
-
-
-
-
-
-
-
-
VOH  
VOL  
IOH  
HIGH-level  
output voltage  
|IO| < 1 μA  
|IO| < 1 μA  
4.95  
9.95  
4.95  
4.95  
4.95  
10 V  
-
9.95  
-
9.95  
-
9.95  
-
15 V 14.95  
-
14.95  
-
14.95  
-
14.95  
-
LOW-level  
5 V  
-
0.05  
0.05  
0.05  
-1.7  
-0.64  
-1.6  
-4.2  
-
-
0.05  
0.05  
0.05  
-1.4  
-0.5  
-1.3  
-3.4  
-
-
0.05  
0.05  
0.05  
-1.1  
-0.36  
-0.9  
-2.4  
-
-
0.05  
0.05  
0.05  
output voltage  
10 V  
15 V  
5 V  
-
-
-
-
-
-
-
-
HIGH-level  
output current  
VO = 2.5 V  
VO = 4.6 V  
VO = 9.5 V  
VO = 13.5 V  
VO = 0.4 V  
VO = 0.5 V  
VO = 1.5 V  
-
-
-
-
-
-1.1 mA  
-0.36 mA  
-0.9 mA  
-2.4 mA  
5 V  
-
-
-
-
-
-
10 V  
15 V  
5 V  
-
-
-
-
-
IOL  
LOW-level  
output current  
0.64  
1.6  
4.2  
-
0.5  
1.3  
3.4  
-
0.36  
0.9  
2.4  
-
0.36  
0.9  
2.4  
-
-
-
mA  
mA  
mA  
μA  
10 V  
15 V  
15 V  
-
-
-
-
-
-
-
IOZ  
OFF-state  
output current  
QPn output  
is HIGH;  
0.4  
0.4  
12  
12  
VO = 15 V  
II  
input leakage  
current  
15 V  
-
±0.1  
-
±0.1  
-
±1.0  
-
±1.0 μA  
IDD  
supply current  
all valid input 5 V  
combinations;  
IO = 0 A  
-
-
-
-
5
10  
20  
-
-
-
-
-
5
-
-
-
-
150  
300  
600  
-
-
-
-
-
150 μA  
300 μA  
600 μA  
10 V  
15 V  
10  
20  
7.5  
CI  
input  
-
pF  
capacitance  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
6 / 15  
 
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
10. Dynamic characteristics  
Table 7. Dynamic characteristics  
VSS = 0 V; Tamb = 25 °C; for test circuit see Fig. 10; unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
5 V  
Extrapolation formula  
[1] 108 ns + (0.55 ns/pF)CL  
54 ns + (0.23 ns/pF)CL  
42 ns + (0.16 ns/pF)CL  
78 ns + (0.55 ns/pF)CL  
39 ns + (0.23 ns/pF)CL  
32 ns + (0.16 ns/pF)CL  
138 ns + (0.55 ns/pF)CL  
64 ns + (0.23 ns/pF)CL  
47 ns + (0.16 ns/pF)CL  
83 ns + (0.55 ns/pF)CL  
39 ns + (0.23 ns/pF)CL  
27 ns + (0.16 ns/pF)CL  
[1] 78 ns + (0.55 ns/pF)CL  
39 ns + (0.23 ns/pF)CL  
32 ns + (0.16 ns/pF)CL  
78 ns + (0.55 ns/pF)CL  
39 ns + (0.23 ns/pF)CL  
32 ns + (0.16 ns/pF)CL  
123 ns + (0.55 ns/pF)CL  
59 ns + (0.23 ns/pF)CL  
47 ns + (0.16 ns/pF)CL  
73 ns + (0.55 ns/pF)CL  
34 ns + (0.23 ns/pF)CL  
27 ns + (0.16 ns/pF)CL  
[1] 10 ns + (1.00 ns/pF)CL  
9 ns + (0.42 ns/pF)CL  
6 ns + (0.28 ns/pF)CL  
Min  
-
Typ  
135  
65  
Max Unit  
270 ns  
130 ns  
100 ns  
210 ns  
100 ns  
tPHL  
HIGH to LOW  
CP to QS1;  
see Fig. 6  
propagation delay  
10 V  
15 V  
5 V  
-
-
50  
CP to QS2;  
see Fig. 6  
-
105  
50  
10 V  
15 V  
5 V  
-
-
40  
80  
ns  
CP to QPn;  
see Fig. 6  
-
165  
75  
330 ns  
150 ns  
110 ns  
220 ns  
100 ns  
10 V  
15 V  
5 V  
-
-
55  
STR to QPn;  
see Fig. 7  
-
110  
50  
10 V  
15 V  
5 V  
-
-
35  
70  
ns  
tPLH  
LOW to HIGH  
CP to QS1;  
see Fig. 6  
-
105  
50  
210 ns  
100 ns  
propagation delay,  
10 V  
15 V  
5 V  
-
-
40  
80  
ns  
CP to QS2;  
see Fig. 6  
-
105  
50  
210 ns  
100 ns  
10 V  
15 V  
5 V  
-
-
40  
80  
ns  
CP to QPn;  
see Fig. 6  
-
150  
70  
300 ns  
140 ns  
110 ns  
200 ns  
10 V  
15 V  
5 V  
-
-
55  
STR to QPn;  
see Fig. 7  
-
100  
45  
10 V  
15 V  
5 V  
-
90  
70  
ns  
ns  
-
35  
tt  
transition time  
-
60  
120 ns  
10 V  
15 V  
5 V  
-
30  
60  
40  
80  
50  
40  
80  
50  
40  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
-
20  
tPZH  
tPZL  
tPHZ  
tPLZ  
OFF-state to HIGH  
propagation delay  
OE to QPn;  
see Fig. 8  
-
40  
10 V  
15 V  
5 V  
-
25  
-
20  
OFF-state to LOW  
propagation delay  
OE to QPn;  
see Fig. 8  
-
40  
10 V  
15 V  
5 V  
-
25  
-
20  
HIGH to OFF-state  
propagation delay  
OE to QPn;  
see Fig. 8  
-
75  
150 ns  
10 V  
15 V  
5 V  
-
40  
80  
60  
ns  
ns  
-
30  
LOW to OFF-state  
propagation delay  
OE to QPn;  
see Fig. 8  
-
80  
160 ns  
10 V  
15 V  
-
40  
80  
60  
ns  
ns  
-
30  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
7 / 15  
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
Symbol Parameter  
Conditions  
VDD  
5 V  
Extrapolation formula  
Min  
60  
20  
15  
+5  
20  
20  
60  
30  
24  
40  
30  
24  
5
Typ  
30  
10  
5
Max Unit  
tsu  
set-up time  
D to CP;  
see Fig. 9  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
ns  
10 V  
15 V  
5 V  
ns  
ns  
th  
hold time  
D to CP;  
see Fig. 9  
-15  
5
ns  
10 V  
15 V  
ns  
5
ns  
tW  
pulse width  
minimum LOW 5 V  
clock pulse; see  
Fig. 6  
30  
15  
12  
20  
15  
12  
10  
22  
28  
ns  
10 V  
15 V  
ns  
ns  
minimum HIGH 5 V  
strobe pulse;  
see Fig. 7  
ns  
10 V  
ns  
15 V  
5 V  
ns  
fmax  
maximum frequency  
see Fig. 6  
MHz  
MHz  
MHz  
10 V  
15 V  
11  
14  
[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).  
Table 8. Dynamic power dissipation  
VSS = 0 V; tr = tf ≤ 20 ns; Tamb = 25 °C.  
Symbol  
Parameter  
VDD  
5 V  
Typical formula for PD (μW)  
PD = 2100 x fi + Σ(fo x CL) x VDD  
PD = 9700 x fi + Σ(fo x CL) x VDD  
where:  
2
2
PD  
dynamic power  
dissipation  
fi = input frequency in MHz,  
fo = output frequency in MHz,  
CL = output load capacitance in pF,  
VDD = supply voltage in V,  
10 V  
15 V  
2
PD = 26000 x fi + Σ(fo x CL) x VDD  
Σ(fo x CL) = sum of the outputs.  
10.1. Waveforms and test circuit  
1/f  
max  
V
I
CP input  
QPn, QS1 output  
QS2 output  
V
M
GND  
t
W
t
t
PHL  
PLH  
V
OH  
V
M
V
OL  
t
t
PHL  
PLH  
V
OH  
V
M
V
OL  
001aaf113  
Measurement points are given in Table 9.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig. 6. Clock to outputs propagation delays, and clock pulse width and maximum frequency  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
8 / 15  
 
 
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
V
I
STR input  
V
M
GND  
t
W
t
t
PHL  
PLH  
V
OH  
QPn output  
V
M
V
OL  
001aaj058  
Measurement points are given in Table 9.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig. 7. Strobe to output propagation delays, and strobe pulse width, set up and hold times  
V
I
V
M
OE input  
GND  
t
PZL  
t
PLZ  
V
DD  
output  
V
LOW-to-OFF  
OFF-to-LOW  
M
V
X
V
OL  
t
t
PHZ  
PZH  
V
OH  
V
Y
output  
HIGH-to-OFF  
OFF-to-HIGH  
V
M
GND  
outputs  
enabled  
outputs  
enabled  
outputs  
disabled  
001aai545  
Measurement points are given in Table 9.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig. 8. 3-state output enable and disable times for OE input  
V
I
V
CP input  
M
GND  
t
t
su  
su  
t
t
h
h
V
I
V
D input  
M
GND  
V
OH  
V
QPn, QS1, QS2 output  
M
V
OL  
001aaf115  
Measurement points are given in Table 9.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig. 9. Data input data set up and hold times  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
9 / 15  
 
 
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
Table 9. Measurement points  
Supply voltage  
VDD  
Input  
VM  
Output  
VM  
VX  
VY  
5 V to 15 V  
0.5VDD  
0.5VDD  
0.1VDD  
0.9VDD  
t
W
V
I
90 %  
90 %  
negative  
pulse  
V
V
V
M
M
10 %  
10 %  
V
EXT  
R
0 V  
V
DD  
t
t
t
r
f
L
V
V
O
t
I
r
f
G
V
I
DUT  
90 %  
90 %  
positive  
pulse  
R
T
C
L
V
M
M
10 %  
10 %  
0 V  
t
W
001aaj781  
001aaj915  
a. Input waveform  
b. Test circuit  
Test and measurement data is given in Table 10.  
Definitions test circuit:  
RL = Load resistance;  
CL = Load capacitance including jig and probe capacitance.  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
VEXT = External voltage for measuring switching times.  
Fig. 10. Test circuit  
Table 10. Test data  
Supply voltage Input  
VEXT  
Load  
CL  
VDD  
VI  
tr, tf  
tPHL, tPLH  
open  
tPHZ, tPZH  
tPLZ, tPZL  
RL  
1 kΩ  
5 V to 15 V  
VSS or VDD  
≤ 20 ns  
VSS  
VDD  
50 pF  
11. Application information  
Some examples of applications for the HEF4094B are:  
Serial-to-parallel data conversion  
Remote control holding register  
DIGITALLY CONTROLLED  
EQUIPMENT  
DIGITALLY CONTROLLED  
DIGITALLY CONTROLLED  
EQUIPMENT  
EQUIPMENT  
(REQUIRES CONTINUOUS  
DIGITAL CONTROL)  
QP0  
QP7  
QS2  
QP0  
QP7  
QS2  
QP0  
QP7  
HEF4094B  
STR CP  
HEF4094B  
HEF4094B  
STR CP  
D
D
D
STR  
CP  
CONTROL  
AND  
SYNC  
CIRCUITRY  
data  
clock  
from remote  
control panel  
001aae666  
Fig. 11. Remote control holding register  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
10 / 15  
 
 
 
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
12. Package outline  
SO16: plastic small outline package; 16 leads; body width 3.9 mm  
SOT109-1  
D
E
A
X
c
y
H
v
M
A
E
Z
16  
9
Q
A
2
A
(A )  
3
A
1
pin 1 index  
θ
L
p
L
1
8
e
w
M
detail X  
b
p
0
2.5  
scale  
5 mm  
DIMENSIONS (inch dimensions are derived from the original mm dimensions)  
A
(1)  
(1)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
E
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
max.  
0.25  
0.10  
1.45  
1.25  
0.49  
0.36  
0.25  
0.19  
10.0  
9.8  
4.0  
3.8  
6.2  
5.8  
1.0  
0.4  
0.7  
0.6  
0.7  
0.3  
mm  
1.27  
0.05  
1.05  
0.041  
1.75  
0.25  
0.01  
0.25  
0.1  
0.25  
0.01  
8o  
0o  
0.0100  
0.0075  
0.010 0.057  
0.004 0.049  
0.019  
0.014  
0.39  
0.38  
0.16  
0.15  
0.244  
0.228  
0.039 0.028  
0.016 0.020  
0.028  
0.012  
inches  
0.069  
0.01 0.004  
Note  
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT109-1  
076E07  
MS-012  
Fig. 12. Package outline SOT109-1 (SO16)  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
11 / 15  
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm  
SOT403-1  
D
E
A
X
c
y
H
v
M
A
E
Z
9
16  
Q
(A )  
3
A
2
A
A
1
pin 1 index  
θ
L
p
L
1
8
detail X  
w
M
b
p
e
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.  
8o  
0o  
0.15  
0.05  
0.95  
0.80  
0.30  
0.19  
0.2  
0.1  
5.1  
4.9  
4.5  
4.3  
6.6  
6.2  
0.75  
0.50  
0.4  
0.3  
0.40  
0.06  
mm  
1.1  
0.65  
1
0.2  
0.13  
0.1  
0.25  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-18  
SOT403-1  
MO-153  
Fig. 13. Package outline SOT403-1 (TSSOP16)  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
12 / 15  
Nexperia  
HEF4094B  
8-stage shift-and-store register  
13. Abbreviations  
Table 11. Abbreviations  
Acronym  
Description  
CMOS  
DUT  
ESD  
HBM  
MM  
Complementary Metal-Oxide Semiconductor  
Device Under Test  
ElectroStatic Discharge  
Human Body Model  
Machine Model  
14. Revision history  
Table 12. Revision history  
Document ID  
Release date Data sheet status  
20210708 Product data sheet  
Change notice Supersedes  
HEF4094B v.14  
Modifications:  
-
HEF4094B v.13  
Type number HEF4094BTS (SOT338-1 / SSOP16) removed.  
Section 1 and Section 2 updated.  
Section 7: Derating values for Ptot total power dissipation updated.  
HEF4094B v.13  
Modifications:  
20181114  
Product data sheet  
-
HEF4094B v.11  
The format of this data sheet has been redesigned to comply with the identity  
guidelines of Nexperia.  
Legal texts have been adapted to the new company name where appropriate.  
Fig. 5 corrected.  
HEF4094B v.12  
Modifications:  
20160325  
Product data sheet  
-
HEF4094B v.11  
HEF4094B v.10  
HEF4094B v.9  
HEF4094B v.8  
Type number HEF4094BP (SOT38-4) removed.  
HEF4094B v.11  
Modifications:  
20130829  
Table 4: Table note corrected (errata).  
20130625 Product data sheet  
added type number HEF4094BTT.  
20111116 Product data sheet  
Product data sheet  
-
-
-
HEF4094B v.10  
Modifications:  
HEF4094B v.9  
Modifications:  
Table 6: IOH minimum values changed to maximum  
HEF4094B v.8  
20100402  
20091216  
20091103  
20090728  
20081030  
19950101  
19950101  
Product data sheet  
Product data sheet  
Product data sheet  
Product data sheet  
Product data sheet  
Product specification  
Product specification  
-
-
-
-
-
-
-
HEF4094B v.7  
HEF4094B v.6  
HEF4094B v.5  
HEF4094B v.4  
HEF4094B_CNV v.3  
HEF4094B_CNV v.2  
-
HEF4094B v.7  
HEF4094B v.6  
HEF4094B v.5  
HEF4094B v.4  
HEF4094B_CNV v.3  
HEF4094B_CNV v.2  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
13 / 15  
 
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
injury, death or severe property or environmental damage. Nexperia and its  
suppliers accept no liability for inclusion and/or use of Nexperia products in  
such equipment or applications and therefore such inclusion and/or use is at  
the customer’s own risk.  
15. Legal information  
Quick reference data — The Quick reference data is an extract of the  
product data given in the Limiting values and Characteristics sections of this  
document, and as such is not complete, exhaustive or legally binding.  
Data sheet status  
Document status Product  
Definition  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no representation  
or warranty that such applications will be suitable for the specified use  
without further testing or modification.  
[1][2]  
status [3]  
Objective [short]  
data sheet  
Development  
This document contains data from  
the objective specification for  
product development.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia accepts no liability for  
any assistance with applications or customer product design. It is customer’s  
sole responsibility to determine whether the Nexperia product is suitable  
and fit for the customer’s applications and products planned, as well as  
for the planned application and use of customer’s third party customer(s).  
Customers should provide appropriate design and operating safeguards to  
minimize the risks associated with their applications and products.  
Preliminary [short]  
data sheet  
Qualification  
Production  
This document contains data from  
the preliminary specification.  
Product [short]  
data sheet  
This document contains the product  
specification.  
[1] Please consult the most recently issued document before initiating or  
completing a design.  
Nexperia does not accept any liability related to any default, damage, costs  
or problem which is based on any weakness or default in the customer’s  
applications or products, or the application or use by customer’s third party  
customer(s). Customer is responsible for doing all necessary testing for the  
customer’s applications and products using Nexperia products in order to  
avoid a default of the applications and the products or of the application or  
use by customer’s third party customer(s). Nexperia does not accept any  
liability in this respect.  
[2] The term 'short data sheet' is explained in section "Definitions".  
[3] The product status of device(s) described in this document may have  
changed since this document was published and may differ in case of  
multiple devices. The latest product status information is available on  
the internet at https://www.nexperia.com.  
Definitions  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those  
given in the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any representations or  
warranties as to the accuracy or completeness of information included herein  
and shall have no liability for the consequences of use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is  
intended for quick reference only and should not be relied upon to contain  
detailed and full information. For detailed and full information see the relevant  
full data sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Terms and conditions of commercial sale — Nexperia products are  
sold subject to the general terms and conditions of commercial sale, as  
published at http://www.nexperia.com/profile/terms, unless otherwise agreed  
in a valid written individual agreement. In case an individual agreement is  
concluded only the terms and conditions of the respective agreement shall  
apply. Nexperia hereby expressly objects to applying the customer’s general  
terms and conditions with regard to the purchase of Nexperia products by  
customer.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and customer have explicitly  
agreed otherwise in writing. In no event however, shall an agreement be  
valid in which the Nexperia product is deemed to offer functions and qualities  
beyond those described in the Product data sheet.  
No offer to sell or license — Nothing in this document may be interpreted  
or construed as an offer to sell products that is open for acceptance or the  
grant, conveyance or implication of any license under any copyrights, patents  
or other industrial or intellectual property rights.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
Disclaimers  
Limited warranty and liability — Information in this document is believed  
to be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy  
or completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no responsibility  
for the content in this document if provided by an information source outside  
of Nexperia.  
Non-automotive qualified products — Unless this data sheet expressly  
states that this specific Nexperia product is automotive qualified, the  
product is not suitable for automotive use. It is neither qualified nor tested in  
accordance with automotive testing or application requirements. Nexperia  
accepts no liability for inclusion and/or use of non-automotive qualified  
products in automotive equipment or applications.  
In no event shall Nexperia be liable for any indirect, incidental, punitive,  
special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal  
or replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
In the event that customer uses the product for design-in and use in  
automotive applications to automotive specifications and standards,  
customer (a) shall use the product without Nexperia’s warranty of the  
product for such automotive applications, use and specifications, and (b)  
whenever customer uses the product for automotive applications beyond  
Nexperia’s specifications such use shall be solely at customer’s own risk,  
and (c) customer fully indemnifies Nexperia for any liability, damages or failed  
product claims resulting from customer design and use of the product for  
automotive applications beyond Nexperia’s standard warranty and Nexperia’s  
product specifications.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards customer  
for the products described herein shall be limited in accordance with the  
Terms and conditions of commercial sale of Nexperia.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
Right to make changes — Nexperia reserves the right to make changes  
to information published in this document, including without limitation  
specifications and product descriptions, at any time and without notice. This  
document supersedes and replaces all information supplied prior to the  
publication hereof.  
Trademarks  
Suitability for use — Nexperia products are not designed, authorized or  
warranted to be suitable for use in life support, life-critical or safety-critical  
systems or equipment, nor in applications where failure or malfunction  
of an Nexperia product can reasonably be expected to result in personal  
Notice: All referenced brands, product names, service names and  
trademarks are the property of their respective owners.  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
14 / 15  
 
Nexperia  
HEF4094B  
8-stage shift-and-store register  
Contents  
1. General description......................................................1  
2. Features and benefits.................................................. 1  
3. Ordering information....................................................1  
4. Functional diagram.......................................................2  
5. Pinning information......................................................3  
5.1. Pinning.........................................................................3  
5.2. Pin description.............................................................3  
6. Functional description................................................. 4  
7. Limiting values............................................................. 5  
8. Recommended operating conditions..........................5  
9. Static characteristics....................................................6  
10. Dynamic characteristics............................................ 7  
10.1. Waveforms and test circuit........................................ 8  
11. Application information............................................10  
12. Package outline........................................................ 11  
13. Abbreviations............................................................13  
14. Revision history........................................................13  
15. Legal information......................................................14  
© Nexperia B.V. 2021. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 8 July 2021  
©
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 14 — 8 July 2021  
15 / 15  

相关型号:

HEF4094BTT-Q100

8-stage shift-and-store register
NEXPERIA

HEF4094B_10

8-stage shift-and-store register
NXP

HEF4104B

Quadruple low to high voltage translator with 3-state outputs
NXP

HEF4104BD

Quadruple low to high voltage translator with 3-state outputs
NXP

HEF4104BDB

暂无描述
NXP

HEF4104BDF

IC 4000/14000/40000 SERIES, 4-BIT DRIVER, COMPLEMENTARY OUTPUT, CDIP16, SOT-74, CERDIP-16, Bus Driver/Transceiver
NXP

HEF4104BF

Quadruple low to high voltage translator with 3-state outputs
NXP

HEF4104BN

Quadruple low to high voltage translator with 3-state outputs
NXP

HEF4104BP

Quadruple low to high voltage translator with 3-state outputs
NXP

HEF4104BP,652

HEF4104B - Quad low-to-high voltage translator with 3-state outputs DIP 16-Pin
NXP

HEF4104BPB

IC 4000/14000/40000 SERIES, 4-BIT DRIVER, COMPLEMENTARY OUTPUT, PDIP16, Bus Driver/Transceiver
NXP

HEF4104BPN

IC 4000/14000/40000 SERIES, 4-BIT DRIVER, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, SOT-38-1, DIP-16, Bus Driver/Transceiver
NXP