DS92LV1021AMSA/NOPB [NSC]
IC LINE DRIVER, PDSO28, SSOP-28, Line Driver or Receiver;
| 型号： | DS92LV1021AMSA/NOPB |
| 厂家： | 
National Semiconductor |
| 描述： | IC LINE DRIVER, PDSO28, SSOP-28, Line Driver or Receiver 驱动 光电二极管 接口集成电路 驱动器 |
| 文件： | 总12页 (文件大小：199K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
January 2003
DS92LV1021A
16-40 MHz 10 Bit Bus LVDS Serializer
transition on the bus every 12-bit cycle. This eliminates
transmission errors due to charged cable conditions. Fur-
thermore, you may put the DS92LV1021A output pins into
TRI-STATE® to achieve a high impedance state. The PLL
can lock to frequencies between 16 MHz and 40 MHz.
General Description
The DS92LV1021A transforms
a 10-bit wide parallel
LVCMOS/LVTTL data bus into a single high speed Bus
LVDS serial data stream with embedded clock. The
DS92LV1021A can transmit data over backplanes or cable.
The single differential pair data path makes PCB design
easier. In addition, the reduced cable, PCB trace count, and
connector size tremendously reduce cost. Since one output
transmits both clock and data bits serially, it eliminates clock-
to-data and data-to-data skew. The powerdown pin saves
power by reducing supply current when the device is not
being used. Upon power up of the Serializer, you can choose
to activate synchronization mode or use one of National
Semiconductor’s Deserializers in the synchronization-to-
random-data feature. By using the synchronization mode,
the Deserializer will establish lock to a signal within specified
lock times. In addition, the embedded clock guarantees a
Features
n Guaranteed transition every data transfer cycle
n Single differential pair eliminates multi-channel skew
n Flow-through pinout for easy PCB layout
n 400 Mbps serial Bus LVDS bandwidth (at 40 MHz clock)
n 10-bit parallel interface for 1 byte data plus 2 control bits
n Programmable edge trigger on clock
n Bus LVDS serial output rated for 27Ω load
n Small 28-lead SSOP package-MSA
Block Diagrams
20026901
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 2003 National Semiconductor Corporation
DS200269
www.national.com
Block Diagrams (Continued)
Application
20026902
low selects the falling edge. If either of the SYNC inputs is
high for 5*TCLK cycles, the data at DIN0-DIN9 is ignored
regardless of the clock edge.
Functional Description
The DS92LV1021A is an upgrade to the DS92LV1021. The
DS92LV1021A no longer has a power-up sequence require-
ment. Like the DS92LV1021, the DS92LV1021A is a 10-bit
Serializer designed to transmit data over a differential back-
plane at clock speeds from 16 to 40MHz. It may also be used
to drive data over Unshielded Twisted Pair (UTP) cable.
A start bit and a stop bit, appended internally, frame the data
bits in the register. The start bit is always high and the stop
bit is always low. The start and stop bits function as the
embedded clock bits in the serial stream.
Serialized data and clock bits (10+2 bits) are transmitted
from the serial data output (DO ) at 12 times the TCLK
frequency. For example, if TCLK is 40 MHz, the serial rate is
40 x 12 = 480 Mega bits per second. Since only 10 bits are
from input data, the serial “payload” rate is ten times the
TCLK frequency. For instance, if TCLK = 40 MHz, the pay-
load data rate is 40 x 10 = 400 Mbps. TCLK is provided by
the data source and must be in the range of 16 MHz to 40
MHz nominal.
The DS92LV1021A can be used with any of National’s 10-bit
BLVDS Deserializers (DS92LV1212A for example) and has
three active states of operation: Initialization, Data Transfer,
and Resynchronization; and two passive states: Powerdown
and TRI-STATE.
The following sections describe each active and passive
state.
Initialization
The outputs (DO ) can drive a backplane or a point-to-point
connection. The outputs transmit data when the enable pin
(DEN) is high, PWRDN is high, and SYNC1 and SYNC2 are
low. The DEN pin may be used to TRI-STATE the outputs
when driven low.
Before data can be transferred, the Serializer must be initial-
ized. Initialization refers to synchronization of the Serializer’s
PLL to a local clock.
When VCC is applied to the Serializer, the outputs are held in
TRI-STATE and internal circuitry is disabled by on-chip
power-on circuitry. When VCC reaches VCC OK (2.5V) the
Serializer’s PLL begins locking to the local clock. The local
clock is the transmit clock, TCLK, provided by the source
ASIC or other device.
Ideal Crossing Point
The ideal crossing point is the best case start and stop point
for a normalized bit. Each ideal crossing point is found by
dividing the clock period by twelve--two clock bits plus ten
data bits. For example, a 40 MHz clock has a period of 25ns.
The 25ns divided by 12 bits is approximately 2.08ns. This
means that each bit width is approximately 2.08ns, and the
ideal crossing points occur every 2.08ns. For a graphical
representation, please see Figure 9.
Once the PLL locks to the local clock, the Serializer is ready
to send data or SYNC patterns, depending on the levels of
the SYNC1 and SYNC2 inputs. The SYNC pattern is com-
posed of six ones and six zeros switching at the input clock
rate.
Control of the SYNC pins is left to the user. One recommen-
dation is a direct feedback loop from the LOCK pin. Under all
circumstances, the Serializer stops sending SYNC patterns
after both SYNC inputs return low.
Resynchronization
The Deserializer LOCK pin driven low indicates that the
Deserializer PLL is locked to the embedded clock edge. If
the Deserializer loses lock, the LOCK output will go high and
the outputs (including RCLK) will be TRI-STATE.
Data Transfer
After initialization, the Serializer inputs DIN0–DIN9 may be
used to input data to the Serializer. Data is clocked into the
Serializer by the TCLK input. The edge of TCLK used to
strobe the data is selectable via the TCLK_R/F pin.
TCLK_R/F high selects the rising edge for clocking data and
The LOCK pin must be monitored by the system to detect a
loss of synchronization, and the system must decide if it is
necessary to pulse the Serializer SYNC1 or SYNC2 pin to
resynchronize. There are multiple approaches possible. One
recommendation is to provide a feedback loop using the
www.national.com
2
Powerdown, the PLL stops and the outputs go into TRI-
STATE, disabling load current and reducing supply current
into the milliamp range. To exit Powerdown, PWRDN must
be driven high.
Resynchronization (Continued)
LOCK pin itself to control the sync request of the Serializer
(SYNC1 or SYNC2). At the time of publication, other than the
DS92LV1210, all other Deserializers from National Semicon-
ductor have random lock capability. This feature does not
require the system user to send SYNC patterns upon loss of
lock. However, lock times can only be guaranteed with trans-
mission of SYNC patterns. Dual SYNC pins are provided for
multiple control in a multi-drop application.
Both the Serializer and Deserializer must reinitialize and
resynchronize before data can be transferred. The Deserial-
izer will initialize and assert LOCK high until it is locked to the
Bus LVDS clock.
TRI-STATE
For the Serializer, TRI-STATE is entered when the DEN pin
is driven low. This will TRI-STATE both driver output pins
(DO+ and DO−). When DEN is driven high, the serializer will
return to the previous state as long as all other control pins
remain static (SYNC1, SYNC2, PWRDN, TCLK_R/F).
Powerdown
The Powerdown state is a low power sleep mode that the
Serializer and Deserializer may use to reduce power when
no data is being transferred. The device enters Powerdown
when the PWRDN pin is driven low on the Serializer. In
Ordering Information
Order Number NSID
DS92LV1021AMSA
Function
Serializer
Package
MSA28
3
www.national.com
@
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
25˚C Package:
28L SSOP
1.27 W
Package Derating:
10.2 mW/˚C above
+25˚C
Supply Voltage (VCC
)
−0.3V to +4V
28L SSOP
>
CMOS/TTL Input Voltage −0.3V to (VCC +0.3V)
CMOS/TTL Output
ESD Rating (HBM)
2.0kV
(Note 1)
Voltage
−0.3V to (VCC +0.3V)
Note 1: With a limited Engineering sample size,
ESD (HBM) testing passed 2.5kV
Bus LVDS Receiver Input
Voltage
−0.3V to +3.9V
Bus LVDS Driver Output
Voltage
Recommended Operating
Conditions
−0.3V to +3.9V
Bus LVDS Output Short
Circuit Duration
Junction Temperature
Storage Temperature
Lead Temperature
(Soldering, 4 seconds)
Min Nom Max Units
Continuous
+150˚C
Supply Voltage (VCC
Operating Free Air
Temperature (TA)
)
3.0
3.3
3.6
V
−65˚C to +150˚C
−40
+25
+85
˚C
Supply Noise Voltage
(VCC
+260˚C
100 mVP-P
)
Maximum Package Power Dissipation Capacity
Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
SERIALIZER CMOS/TTL DC SPECIFICATIONS (apply to DIN0-9, TCLK, PWRDN, TCLK_R/F, SYNC1, SYNC2, DEN)
VIH
VIL
VCL
IIN
High Level Input Voltage
Low Level Input Voltage
Input Clamp Voltage
Input Current
2.0
VCC
0.8
V
V
GND
ICL = −18 mA
−1.5
+10
V
VIN = 0V or 3.6V
−10
200
2
µA
SERIALIZER Bus LVDS DC SPECIFICATIONS (apply to pins DO+ and DO−)
VOD
Output Differential Voltage
(DO+)–(DO−)
270
mV
mV
∆VOD
Output Differential Voltage
Unbalance
35
RL = 27Ω
VOS
∆VOS
IOS
Offset Voltage
0.78
1.1
1.3
35
V
Offset Voltage Unbalance
Output Short Circuit Current
TRI-STATE Output Current
Power-Off Output Current
mV
mA
µA
µA
D0 = 0V, DIN = High,PWRDN and DEN = 2.4V
PWRDN or DEN = 0.8V, DO = 0V or VCC
VCC = 0V, DO = 0V or VCC
−30
1
−40
+10
+20
IOZ
−10
−20
IOX
1
SERIALIZER SUPPLY CURRENT (apply to pins DVCC and AVCC)
ICCD
f = 40 MHz
f = 16 MHz
40
28
55
35
mA
mA
Worst Case Serializer Supply
Current
RL = 27Ω,
Figure 1
ICCXD
Serializer Supply Current
Powerdown
PWRDN = 0.8V
88
300
µA
www.national.com
4
Serializer Timing Requirements for TCLK
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
tTCP
Parameter
Transmit Clock Period
Transmit Clock High Time
Transmit Clock Low Time
TCLK Input Transition
Time
Conditions
Min
25
Typ
T
Max
62.5
0.6T
0.6T
Units
ns
tTCIH
tTCIL
tCLKT
0.4T
0.4T
0.5T
0.5T
ns
ns
3
6
ns
tJIT
TCLK Input Jitter
ps
150
(RMS)
Serializer Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Bus LVDS
Conditions
Min
Typ
Max
Units
tLLHT
Low-to-High
0.31
0.75
0.75
ns
RL = 27Ω,
Figure 2,
Transition Time
Bus LVDS
tLHLT
CL=10pF to GND
High-to-Low
0.30
ns
Transition Time
DIN (0-9) Setup to
TCLK
tDIS
0
ns
ns
ns
ns
ns
ns
ns
Figure 4,
RL = 27Ω,
CL=10pF to GND
tDIH
DIN (0-9) Hold from
TCLK
4.0
tHZD
tLZD
tZHD
tZLD
tSPW
tPLD
DO HIGH to
TRI-STATE Delay
DO LOW to
TRI-STATE Delay
DO TRI-STATE to
HIGH Delay
3.5
2.9
2.5
2.7
10
10
10
10
Figure 5 ,(Note 4),
RL = 27Ω,
CL=10pF to GND
DO TRI-STATE to
LOW Delay
SYNC Pulse Width
Figure 7,
RL = 27Ω
5*tTCP
Serializer PLL Lock
Time
Figure 6,
510*tTCP
tTCP+1.0
2049*tTCP
tTCP+4.0
ns
ns
ns
RL = 27Ω
tSD
tBIT
Serializer Delay
Bus LVDS Bit Width
Figure 8 , RL = 27Ω
RL = 27Ω,
CL=10pF to GND
tTCP + 2.0
tCLK / 12
RL = 27Ω,
CL=10pF to GND,
f = 40 MHz
f = 16 MHz
−320
−800
−110
−160
150
380
ps
ps
tDJIT
Deterministic Jitter
(Note 5)
Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices
should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation.
Note 2: Typical values are given for V
= 3.3V and T = +25˚C.
A
CC
Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground except VOD, ∆VOD,
VTH and VTL which are differential voltages.
Note 4: Due to TRI-STATE of the Serializer, the Deserializer will lose PLL lock and have to resynchronize before data transfer.
Note 5: t
specifications are Guranteed By Design (GBD) using statistical analysis.
DJIT
5
www.national.com
AC Timing Diagrams and Test Circuits
20026903
FIGURE 1. “Worst Case” Serializer ICC Test Pattern
20026905
FIGURE 2. Serializer Bus LVDS Output Load and Transition Times
20026907
FIGURE 3. Serializer Input Clock Transition Time
20026908
Timing shown for TCLK_R/F = LOW
FIGURE 4. Serializer Setup/Hold Times
www.national.com
6
AC Timing Diagrams and Test Circuits (Continued)
20026909
FIGURE 5. Serializer TRI-STATE Test Circuit and Timing
20026925
FIGURE 6. Serializer PLL Lock Time, and PWRDN TRI-STATE Delays
7
www.national.com
AC Timing Diagrams and Test Circuits (Continued)
20026926
FIGURE 7. SYNC Timing Delays
20026911
FIGURE 8. Serializer Delay
www.national.com
8
AC Timing Diagrams and Test Circuits (Continued)
20026923
For an explanation of the Ideal Crossing Point, please see the Application Information Section.
FIGURE 9. Serializer Deterministic Jitter and Ideal Crossing Point
HOT INSERTION
Application Information
All Bus LVDS devices are hot pluggable if you follow a few
rules. When inserting, ensure the Ground pin(s) makes con-
tact first, then the VCC pin(s), and then the I/O pins. When
removing, the I/O pins should be unplugged first, then the
VCC, then the Ground.
DIFFERENCES BETWEEN THE DS92LV1021A AND THE
DS92LV1021
The DS92LV1021A is an enhanced version of the
DS92LV1021. The following enhancements are provided by
the DS92LV1021A:
TRANSMITTING DATA
•
•
•
•
TCLK may be applied before power
Once the Serializer and Deserializer are powered up and
running they must be phase locked to each other in order to
transmit data. Phase locking can be accomplished by the
Serializer sending SYNC patterns to the Deserializer, or by
using the Deserializer’s random lock capability. SYNC pat-
terns are sent by the Serializer whenever SYNC1 or SYNC2
inputs are held high. The LOCK output of the Deserializer is
high whenever the Deserializer is not locked. Connecting the
LOCK output of the Deserializer to one of the SYNC inputs of
the Serializer will guarantee that enough SYNC patterns are
sent to achieve Deserializer lock.
TCLK may be halted
Slower typical edge rates help to reduce reflections
PWRDN pin includes an internal weak pull down device
Like the DS92LV1021, the DS92LV1021A is a 10-bit Serial-
izer designed to transmit data over a differential backplane
at clock speeds from 16 to 40MHz. It may also be used to
drive data over Unshielded Twisted Pair (UTP) cable.
USING THE DS92LV1021A
The Serializer is an easy to use transmitter that sends 10 bits
of parallel TTL data over a serial Bus LVDS link up to 400
Mbps. Serialization of the input data is accomplished using
an onboard PLL which embeds two clock bits with the data.
While the Deserializer LOCK output is low, data at the De-
serializer outputs (ROUT0-9) is valid except for the specific
case of loss of lock during transmission.
RECOVERING FROM LOCK LOSS
POWER CONSIDERATIONS
In the case where the Serializer loses lock during data
transmission up to three cycles of data that was previously
received can be invalid. This is due to the delay in the lock
detection circuit. The lock detect circuit requires that invalid
clock information be received 4 times in a row to indicate
loss of lock. Since clock information has been lost it is
possible that data was also lost during these cycles. When
the Deserializer LOCK pin goes low, data from at least the
previous three cycles should be resent upon regaining lock.
An all CMOS design of the Serializer makes it an inherently
low power device. Additionally, the constant current source
nature of the Bus LVDS outputs minimize the slope of the
speed vs. ICC curve of CMOS designs.
DIGITAL AND ANALOG POWER PINS
Digital and Analog power supply pins should be at the same
voltage levels. The user should verify that voltage levels at
the digital and analog supply pins are at the same voltage
levels after board layout and after bypass capacitors are
added.
Lock can be regained at the Deserializer by causing the
Serializer to resend SYNC patterns as described above.
9
www.national.com
alizer can be driving from any point on the bus, the bus must
be terminated at both ends. For example, a 100 Ohm differ-
ential bus must be terminated at each end with 100 Ohms
lowering the DC impedance that the Serializer must drive to
50 Ohms. This load is further lowered by the addition of
multiple Deserializers. Adding up to 20 Deserializers to the
bus (depending upon spacing) will lower the total load to
about 27 Ohms (54 Ohm bus). The Serializer is designed for
DC loads between 27 and 100 Ohms.
Application Information (Continued)
PCB CONSIDERATIONS
The Bus LVDS devices Serializer and Deserializer should be
placed as close to the edge connector as possible. In mul-
tiple Deserializer applications, the distance from the Deseri-
alizer to the slot connector appears as a stub to the Serial-
izer driving the backplane traces. Longer stubs lower the
impedance of the bus increasing the load on the Serializer
and lowers threshold margin at the Deserializers. Deserial-
izer devices should be placed no more than 1 inch from the
slot connector.
The Serializer and Deserializer can also be used in point-to-
point configuration of a backplane, PCB trace or through a
twisted pair cable. In point-to-point configurations the trans-
mission media need only be terminated at the receiver end.
In the point-to-point configuration the potential of offsetting
the ground levels of the Serializer vs. the Deserializer must
be considered. Bus LVDS provides a plus / minus one volt
common mode range at the receiver inputs.
TRANSMISSION MEDIA
The Serializer and Deserializer are designed for data trans-
mission over a multi-drop bus. Multi-drop buses use a single
Serializer and multiple Deserializer devices. Since the Seri-
Pin Diagram
DS92LV1021AMSA - Serializer
20026918
www.national.com
10
Serializer Pin Description
Pin Name
I/O
No.
Description
DIN
I
3–12
Data Input. TTL levels inputs. Data on these pins are loaded into a
10-bit input register.
TCLK_R/F
I
13
Transmit Clock Rising/Falling strobe select. TTL level input. Selects
TCLK active edge for strobing of DIN data. High selects rising
edge. Low selects falling edge.
DO+
DO−
DEN
O
O
I
22
21
19
+ Serial Data Output. Non-inverting Bus LVDS differential output.
− Serial Data Output. Inverting Bus LVDS differential output.
Serial Data Output Enable. TTL level input. A low, puts the Bus
LVDS outputs in TRI-STATE.
PWRDN
I
24
Powerdown. TTL level input. PWRDN driven low shuts down the
PLL and TRI-STATEs the outputs putting the device into a low
power sleep mode. This pin has an internal weak pull down.
Transmit Clock. TTL level input. Input for 16 MHz–40 MHz
(nominal) system clock.
TCLK
SYNC
I
I
14
1, 2
Assertion of SYNC (high) for at least 1024 synchronization symbols
to be transmitted on the Bus LVDS serial output. Synchronization
symbols continue to be sent if SYNC continues asserted. TTL level
input. The two SYNC pins are ORed.
DVCC
DGND
AVCC
AGND
I
I
I
I
27, 28
15, 16
17, 26
Digital Circuit power supply. DVCC voltage level should be identical
to the AVCC voltage level.
Digital Circuit ground. Ground potential should be the same as
AGND.
Analog power supply (PLL and Analog Circuits). AVCC voltage
level should be identical to the DVCC voltage level.
18, 25, 20, 23 Analog ground (PLL and Analog Circuits). Ground potential should
be the same as DGND.
Truth Table
DIN (0–9)
TCLK_R/F
TCLK
SYNC1/SYNC2
DEN
PWRDN
DO+
Z
DO−
Z
X
X
X
X
X
1
X
X
X
X
X
0
1
1
1
0
1
1
1
1
Z
Z
X
SYSTEM CLK
1∼
0
SYNC PTRN
DATA (0–9)
DATA (0–9)
SYNC PTRN*
DATA (0–9)*
DATA (0–9)*
L
DATA
DATA
K
0
0
RI
X
RI−
X
RCLK_R/F
REFCLK
X
REN
X
PWRDN
RCLK
Z
LOCK
X
X
X
1
0
1
1
1
1
Z
Z
X
X
X
0**
1
Z
†
1
SYNC PTRN
DATA (0–9)
DATA (0–9)
SYNC PTRN*
DATA (0–9)*
DATA (0–9)*
SYSTEM CLK
SYSTEM CLK
SYSTEM CLK
CLK
L
K
1
0
0
1
0
∼ Pulse 5-bits
* Inverted
†
Must be 1 before SYNC PTRN starts
** Device must be locked first
11
www.national.com
Physical Dimensions inches (millimeters)
unless otherwise noted
Order Number DS92LV1021AMSA
NS Package Number MSA28
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
National Semiconductor
Americas Customer
Support Center
National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
National Semiconductor
Asia Pacific Customer
Support Center
National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: new.feedback@nsc.com
Tel: 1-800-272-9959
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790
Fax: 65-6250 4466
Email: ap.support@nsc.com
Tel: 65-6254 4466
Email: nsj.crc@jksmtp.nsc.com
Tel: 81-3-5639-7560
www.national.com
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
相关型号：
DS92LV1021TMSA
DS92LV1212A 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
TI
©2020 ICPDF网 联系我们和版权申明