74LV4053DB [NXP]

Triple 2-channel analog multiplexer/demultiplexer; 三重2通道模拟多路复用器/多路解复用器
74LV4053DB
型号: 74LV4053DB
厂家: NXP    NXP
描述:

Triple 2-channel analog multiplexer/demultiplexer
三重2通道模拟多路复用器/多路解复用器

解复用器 开关 复用器或开关 信号电路 光电二极管
文件: 总16页 (文件大小:158K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
74LV4053  
Triple 2-channel analog  
multiplexer/demultiplexer  
Product specification  
1998 Jun 23  
Supersedes data of 1997 Jul 15  
IC24 Data Handbook  
Philips  
Semiconductors  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
FEATURES  
DESCRIPTION  
The 74LV4053 is a low-voltage CMOS device and is pin and  
function compatible with the 74HC/HCT4053.  
Optimized for low voltage applications: 1.0 to 6.0 V  
Accepts TTL input levels between V = 2.7 V and V = 3.6 V  
CC  
CC  
The 74LV4053 is a triple 2-channel analog multiplexer/demultiplexer with  
a common enable input (E). Each multiplexer/demultiplexer has two  
independent inputs/outputs (nY to nY ), a common input/output (nZ)  
Low typ “ON” resistance:  
100 W at V – V = 4.5 V  
cc  
EE  
0 1  
150 W at V – V = 3.0 V  
cc  
EE  
and three digital select inputs (S to S ).  
1 3  
240 W at V – V = 2.0 V  
cc  
EE  
With E LOW, one of the two switches is selected (low impedance  
ON-state) by S to S With E HIGH, all switches are in the high  
Logic level translation: to enable 3 V logic to communicate with ± 3  
1
3
V analog signals  
impedance OFF-states, independent of S and S .  
1
3
Typical “break before make” built in  
Output capability: non-standard  
V
and GND are the supply voltage pins for the digital control inputs  
CC  
1
(S , to S , and E). The V to GND ranges are 1.0 to 6.0 V. The  
analog inputs/outputs (nY , to nY , and nZ) can swing between V  
as a positive limit and V as a negative limit. V - V may not  
exceed 6.0 V. For operation as a digital multiplexer/demultiplexer, V  
is connected to GND (typically ground).  
3
CC  
0
1
CC  
I category: MSI  
CC  
EE  
CC  
EE  
EE  
QUICK REFERENCE DATA  
GND = 0 V; T  
= 25°C; t =t 2.5 ns  
amb  
r
f
SYMBOL  
PARAMETER  
CONDITIONS  
TYPICAL  
UNIT  
Turn “ON” time  
C = 15 pF  
L
E to V  
S to V  
n
t
t
/t  
R = 1KW  
16  
20  
OS  
OS  
PZH PZL  
L
V
CC  
= 3.3 V  
ns  
Turn “OFF” time  
E to V  
S to V  
n
/t  
17  
16  
OS  
OS  
PHZ PLZ  
C
C
Input capacitance  
3.5  
36  
I
Power dissipation capacitance per switch See Notes 1 and 2  
PD  
pF  
Maximum switch capacitance  
independent (Y) common (Z)  
5
8
C
S
NOTES:  
1.  
C
is used to determine the dynamic power dissipation (P in µW)  
D
PD  
ȍ
2
2
P
D
= C × V  
× f ) ((C C ) × V × f ) where:  
CC o  
PD  
CC  
i
L +  
S
f = input frequency in MHz; C = output load capacity in pF;  
i
L
f = output frequency in MHz; C = maximum switch capacitance in pF;  
o
S
V
CC  
= supply voltage in V;  
ȍ
2
((C +C ) × V  
× f ) = sum of the outputs.  
L
S
CC  
o
2. The condition is V = GND to V  
.
CC  
I
ORDERING INFORMATION  
PACKAGES  
TEMPERATURE RANGE OUTSIDE NORTH AMERICA  
NORTH AMERICA  
PKG. DWG. #  
SOT38-1  
16-Pin Plastic DIL  
–40°C to +125°C  
–40°C to +125°C  
–40°C to +125°C  
–40°C to +125°C  
74LV4053 N  
74LV4053 D  
74LV4053 N  
74LV4053 D  
16-Pin Plastic SO  
SOT109-1  
SOT338-1  
SOT403-1  
16-Pin Plastic SSOP Type II  
16-Pin Plastic TSSOP Type I  
74LV4053 DB  
74LV4053 PW  
74LV4053 DB  
74LV4053PW DH  
PIN CONFIGURATION  
PIN DESCRIPTION  
PIN NUMBER  
SYMBOL  
FUNCTION  
2Y  
2Y  
3Y  
1
2
3
4
5
6
7
8
1
0
1
16 V  
CC  
2, 1  
2Y , 2Y  
Independent inputs/outputs  
Independent inputs/outputs  
Enable input (active LOW)  
Negative supply voltage  
Ground (0 V)  
0
1
1
15 2Z  
14 1Z  
13 1Y  
5, 3  
3Y , 3Y  
0
6
E
3Z  
1
0
7
V
EE  
12  
11  
10  
9
3Y  
1Y  
0
8
GND  
S to S  
S
1
E
11, 10, 9  
12, 13  
14, 15, 4  
16  
Select inputs  
1
3
S
2
V
EE  
1Y , 1Y  
Independent inputs/outputs  
Common inputs/outputs  
Positive supply voltage  
0
1
S
3
GND  
1Z to 3Z  
SV01687  
V
CC  
2
853-2000 19618  
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
LOGIC SYMBOL  
FUNCTIONAL DIAGRAM  
14  
1Z  
6
16  
V
E
14  
13  
1Z  
CC  
11  
10  
9
S
S
S
1Y  
1Y  
2Y  
2Y  
3Y  
3Y  
12  
13  
2
1
2
3
0
1
0
1
0
1
1Y  
1
1
11  
10  
S
1
5
6
E
3
1Y  
0
12  
2Z 3Z  
15  
4
SV01659  
S
S
2
3
15  
1
2Z  
LOGIC SYMBOL (IEEE/IEC)  
2Y  
1
6
G3  
9
LOGIC  
LEVEL  
CONVERSION  
DECODER  
14  
2Y  
0
2
MDX  
13  
12  
1
2
11  
#
#
#
3X1  
3X2  
15  
10  
1
2
4
3
3Z  
4
9
3Y  
3
5
1
SV01693  
3Y  
0
5
FUNCTION TABLE  
INPUTS  
CHANNEL  
V
GND  
8
EE  
ON  
E
L
L
Sn  
L
7
nY – nZ  
0
SV01694  
H
nY – nZ  
1
H
X
None  
NOTES:  
H
L
X
= HIGH voltage level  
= LOW voltage level  
= don’t care  
SCHEMATIC DIAGRAM (ONE SWITCH)  
Y
V
V
V
CC  
EE  
V
CC  
CC  
V
V
EE  
CC  
Z
V
from logic  
EE  
SV01695  
3
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
1, 2  
ABSOLUTE MAXIMUM RATINGS  
In accordance with the Absolute Maximum Rating System (IEC 134).  
Voltages are referenced to GND (ground = 0 V).  
SYMBOL  
PARAMETER  
DC supply voltage  
CONDITIONS  
RATING  
UNIT  
V
V
CC  
–0.5 to +7.0  
"I  
DC input diode current  
DC switch diode current  
DC switch current  
V < –0.5 or V > V + 0.5 V  
20  
20  
mA  
mA  
mA  
°C  
IK  
I
I
CC  
"I  
V
O
< –0.5 or V > V + 0.5 V  
SK  
O
CC  
"I  
–0.5 V < V < V + 0.5 V  
25  
S
S
CC  
T
stg  
Storage temperature range  
–65 to +150  
Power dissipation per package  
– plastic DIL  
– plastic mini-pack (SO)  
for temperature range: –40 to +125°C  
above +70°C derate linearly with 12 mW/K  
above +70°C derate linearly with 8 mW/K  
above +60°C derate linearly with 5.5 mW/K  
750  
500  
400  
P
TOT  
mW  
– plastic shrink mini-pack (SSOP and TSSOP)  
NOTES:  
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the  
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to  
absolute-maximum-rated conditions for extended periods may affect device reliability.  
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
RECOMMENDED OPERATING CONDITIONS  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN  
1.0  
0
TYP  
3.3  
MAX  
UNIT  
V
CC  
DC supply voltage  
See Note 1 and Figure 5  
6.0  
V
V
V
V
I
Input voltage  
V
CC  
V
CC  
V
O
Output voltage  
0
See DC and AC  
characteristics  
–40  
–40  
+85  
+125  
T
amb  
Operating ambient temperature range in free air  
°C  
V
CC  
V
CC  
V
CC  
= 1.0 V to 2.0 V  
= 2.0 V to 2.7 V  
= 2.7 V to 6.0 V  
500  
200  
100  
t , t  
r
Input rise and fall times  
ns/V  
f
NOTE:  
1. The LV is guaranteed to function down to V = 1.0V (input levels GND or V ); DC characteristics are guaranteed from V = 1.2V to V = 6.0V.  
CC  
CC  
CC  
CC  
4
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
DC ELECTRICAL CHARACTERISTICS  
Over recommended operating conditions, voltages are referenced to GND (ground = 0 V)  
LIMITS  
MAX  
-40°C to +85°C  
-40°C to +125°C  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
= 1.2 V  
UNIT  
1
MIN  
0.9  
TYP  
MIN  
0.9  
MAX  
V
V
V
V
V
V
V
V
V
V
V
V
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
= 2.0 V  
1.4  
1.4  
HIGH level Input  
voltage  
= 2.7 to 3.6 V  
= 4.5 V  
2.0  
2.0  
V
IH  
V
3.15  
4.20  
3.15  
4.20  
= 6.0 V  
= 1.2 V  
0.3  
0.6  
0.3  
0.6  
= 2.0 V  
LOW level Input  
voltage  
= 2.7 to 3.6 V  
= 4.5 V  
0.8  
0.8  
V
IL  
V
1.35  
1.80  
1.0  
1.35  
1.80  
1.0  
= 6.0 V  
= 3.6  
Input leakage  
current  
±I  
±I  
V = V or GND  
µA  
µA  
I
I
CC  
= 6.0  
2.0  
2.0  
V = V or V  
IL  
Analog switch  
OFF-state current  
per channel  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 3.6  
1.0  
2.0  
1.0  
2.0  
1.0  
2.0  
40  
I
IH  
S
IV I = V - GND  
S CC  
(See Figure 2)  
= 6.0  
V = V or V  
= 3.6  
1.0  
I
IH  
IL  
Analog switch  
ON-state current  
±I  
S
µA  
V I = V - GND  
(See Figure 3)  
S
CC  
= 6.0  
2.0  
V = V or GND  
= 3.6 V  
= 6.0 V  
I
CC  
20.0  
40.0  
Quiescent supply  
current  
I
µA  
µA  
CC  
V
V
= GND or V  
;
IS  
CC  
80  
= V or GND  
OS  
CC  
Additional  
quiescent supply  
current per input  
I  
CC  
V
= 2.7 to 3.6 V  
= 1.2 V  
V = V – 0.6 V  
500  
850  
CC  
CC  
I
CC  
I
S
= 100 A;  
m
V
V
to GND;  
V
IS = CC  
V = V or V  
I
IH  
IL  
V
V
V
V
V
= 2.0 V  
180  
115  
100  
75  
365  
225  
200  
150  
140  
435  
270  
245  
180  
165  
CC  
CC  
CC  
CC  
CC  
ON-resistance  
(peak)  
R
R
R
W
W
W
ON  
= 2.7 V  
I
V
= 1000 A;  
m
S
V
to GND;  
= 3.0 to 3.6 V  
= 4.5 V  
IS = CC  
V = V or V  
I
IH  
IL  
= 6.0 V  
70  
I
S
= 100 A;  
m
V
GND;  
V
CC  
= 1.2 V  
250  
IS =  
V = V or V  
I
IH  
IL  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2.0 V  
120  
75  
70  
50  
45  
280  
170  
155  
120  
105  
325  
195  
180  
135  
120  
ON-resistance  
(rail)  
ON  
= 2.7 V  
I
S
= 1000 A;  
m
V
GND;  
= 3.0 to 3.6 V  
= 4.5 V  
IS =  
V = V or V  
I
IH  
IL  
= 6.0 V  
V = V or V ;  
I
IH  
IL  
I
S
= 100 A;  
V
CC  
= 1.2 V  
350  
m
V
V
IS = CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2.0 V  
170  
105  
95  
340  
210  
190  
140  
125  
400  
250  
225  
165  
150  
ON-resistance  
(rail)  
ON  
= 2.7 V  
V = V or V ;  
I
IH  
IL  
I
S
= 1000 A;  
= 3.0 to 3.6 V  
= 4.5 V  
m
V
V
IS = CC  
70  
= 6.0 V  
65  
5
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
DC ELECTRICAL CHARACTERISTICS (Continued)  
LIMITS  
MAX  
-40°C to +85°C  
-40°C to +125°C  
MIN MAX  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
= 1.2 V  
UNIT  
1
MIN  
TYP  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2.0 V  
5
4
4
3
2
Maximum variation  
of ON-resistance  
between any two  
channels  
= 2.7 V  
V = V or V ;  
I
IH  
IL  
DR  
W
ON  
V
V
to GND  
= 3.0 to 3.6 V  
= 4.5 V  
IS = CC  
= 6.0 V  
NOTES:  
1. All typical values are measured at T  
= 25°C.  
amb  
2. At supply voltages approaching 1.2 V, the analog switch ON-resistance becomes extremely non-linear. Therefore, it is recommended that  
these devices be used to transmit digital signals only, when using these supply voltages.  
HIGH  
(from select inputs)  
180  
120  
60  
R
(W)  
ON  
V
= 2.0 V  
CC  
V
V
= 3.0 V  
CC  
nY  
n
nZ  
V
= 4.5 V  
CC  
I
V
= 0 to V – V  
EE  
is  
is  
CC  
V
EE  
0
0
1.2  
2.4  
3.6  
(V)  
4.8  
V
is  
SV01688  
SV01696  
Figure 1. Test circuit for measuring ON-resistance (R ).  
Figure 4. Typical ON-resistance (R ) as a function of input  
on  
ON  
voltage (V ) for V = 0 to V – V  
.
is  
is  
CC  
EE  
LOW  
(from select inputs)  
V
– GND  
(V)  
CC  
6.0  
nY  
n
nZ  
A
A
operating area  
4.0  
2.0  
VI = VCC or V  
V = V or V  
O EE CC  
EE  
V
EE  
SV01660  
Figure 2. Test circuit for measuring OFF-state current.  
HIGH  
(from select inputs)  
0
2.0  
4.0  
6.0  
V
– V  
EE  
CC  
(V)  
SV01662  
nY  
EE  
n
nZ  
Figure 5. Guaranteed operating area as a  
function of the supply voltages.  
V
O
(open circuit)  
A
VI = V or V  
CC  
V
EE  
SV01661  
Figure 3. Test circuit for measuring ON-state current.  
6
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
AC CHARACTERISTICS  
GND = 0 V; t = t 2.5ns; C = 50pF  
r
f
L
LIMITS  
–40 to +85 °C  
CONDITION  
–40 to +125 °C  
SYMBOL  
PARAMETER  
UNIT  
V
(V)  
CC  
1
OTHER  
MIN  
TYP  
MAX  
MIN  
MAX  
1.2  
25  
9
2.0  
17  
13  
10  
9
20  
15  
12  
10  
8
R = ;  
L
2.7  
6
Propagation delay  
to V  
t
t
t
t
t
t
ns  
C = 50 pF  
PHL/ PLH  
L
2
V
is  
3.0 to 3.6  
4.5  
5
os  
Figure 12  
4
3
6.0  
7
1.2  
100  
34  
2.0  
65  
48  
38  
32  
25  
77  
56  
45  
38  
29  
R = 1kW;  
L
2.7  
25  
C = 50 pF  
L
Turn-on time  
/t  
ns  
ns  
ns  
ns  
PZH PZL  
2
E
V
to os  
3.0 to 3.6  
4.5  
19  
Figures 13  
and 1  
17  
13  
6.0  
1.2  
125  
43  
2.0  
82  
60  
48  
41  
31  
97  
71  
57  
48  
37  
R = 1kW  
L
2.7  
31  
C = 50 pF  
L
Turn-on time  
S to V  
/t  
PZH PZL  
2
Figures 13  
and 1  
3.0 to 3.6  
4.5  
24  
n
os  
21  
16  
95  
34  
26  
6.0  
1.2  
2.0  
61  
46  
37  
32  
25  
73  
54  
44  
38  
30  
R = 1kW  
L
2.7  
C = 50 pF  
L
Turn-off time  
/t  
PHZ PLZ  
2
E
V
to os  
Figures 13  
and 1  
3.0 to 3.6  
4.5  
20  
18  
15  
90  
32  
24  
6.0  
1.2  
2.0  
59  
44  
36  
31  
24  
70  
52  
42  
36  
28  
R = 1kW  
L
2.7  
C = 50 pF  
L
Turn-off time  
/t  
PHZ PLZ  
2
Sn to V  
Figures 13  
and 1  
3.0 to 3.6  
4.5  
19  
os  
17  
14  
6.0  
NOTES:  
1. Unless otherwise stated, all typical values are measured at T  
= 25°C  
amb  
2. Typical values are measured at V = 3.3 V.  
CC  
7
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
ADDITIONAL AC CHARACTERISTICS  
Recommended conditions and typical values  
GND = 0 V; t = t 2.5ns  
r
f
SYMBOL  
PARAMETER  
TYP. UNIT  
V
(V)  
V
CONDITIONS  
R = 10 kW; C = 50 pf  
CC  
is(p–p)  
(V)  
Sine-wave distortion  
f = 1 kHz  
0.80  
0.40  
%
%
3.0  
6.0  
2.75  
5.50  
L
L
Figures 9 and 10  
Sine-wave distortion  
f = 10 kHz  
2.40  
1.20  
3.0  
6.0  
2.75  
5.50  
R = 10 kW; C = 50 pf  
L
L
Figures 9 and 10  
Switch “OFF” signal feed through  
–50  
–50  
dB  
dB  
mV  
3.0  
6.0  
Note 1 R = 600 W; C = 50 pf; f= 1 MHz  
L L  
Figures 5 and 11  
Crosstalk between any two  
switches/multiplexers  
–60  
–60  
3.0  
6.0  
Note 1 R = 600 W; C = 50 pf; f= 1 MHz  
L
L
Figure 8  
V
f
Crosstalk voltage between enable or  
address input to any switch  
(peak-to-peak value)  
110  
120  
3.0  
6.0  
R = 600 W; C = 50 pf; f= 1 MHz  
L L  
(p–p)  
(S or E, square wave between V  
n
CC  
and GND t = t = 6 ns) Figure 8  
r
f
Minimum frequency response  
(–3 dB)  
180  
200  
MHz  
pf  
3.0  
6.0  
Note 2 R = 50 W; C = 50 pF  
L L  
max  
Figures 6, 8 and 9  
C
Maximum switch capacitance  
5
S
GENERAL NOTES:  
V
V
is the input voltage at nY or nZ terminal, whichever is assigned as an input.  
is  
n
is the output voltage at nY or nZ terminal, whichever is assigned as an output.  
OS  
n
NOTES:  
1. Adjust input voltage V is 0 dBm level (0 dBm = 1 mW into 600 W).  
is  
2. Adjust input voltage V is 0 dBm level at V for 1 MHz (0 dBm = 1 mW into 50 W).  
is  
OS  
5
(dB)  
0
(dB)  
0
–50  
–5  
10  
–100  
2
3
4
5
6
10  
10  
10  
10  
10  
2
3
4
5
6
10  
10  
10  
10  
10  
10  
f (kHz)  
f (kHz)  
SV01636  
SV01635  
Figure 6. Typical switch “OFF” signal feed-through as a  
function of frequency.  
Figure 7. Typical frequency response.  
NOTES TO FIGURES 6 AND 7:  
Test conditions: V = 3.0 V; GND = 0 V; V = -3.0V; R = 50 W; R = 1kW.  
CC  
EE  
L
SOURCE  
V
V
V
CC  
CC  
CC  
2R  
2R  
2R  
L
L
L
0.1 mF  
R
L
nY /nZ  
n
nZ/nY  
nZ/nY  
n
n
nY /nZ  
n
V
V
os  
is  
2R  
C
R
2R  
C
L
dB  
L
L
L
L
channel  
ON  
channel  
OFF  
GND  
GND  
(a)  
(b)  
SV01663  
Figure 8. Test circuit for measuring crosstalk between any two switches.  
(a) channel ON condition; (b) channel OFF condition.  
8
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
NOTE TO FIGURE 8:  
The crosstalk is defined as follows (oscilloscope output):  
V
V
CC  
CC  
S
or E  
n
2R  
2R  
L
L
nY /nZ  
n
nZ/nY  
n
V(p – p)  
DUT  
2R  
2R  
L
C
L
oscilloscope  
L
SV01642  
GND  
V
EE  
SV01689  
Figure 9. Test circuit for measuring  
crosstalk between control and any switch.  
NOTE TO FIGURE 9:  
Adjust input voltage to obtain 0 dBm at V when F = 1 MHz. After  
OS  
in  
V
CC  
set-up frequency of f is increased to obtain a reading of –3 dB at V  
in  
OS.  
2R  
L
nY /nZ  
n
0.1 mF  
nZ/nY  
n
V
is  
V
os  
sine-wave  
2R  
C
dB  
L
L
channel  
ON  
GND  
SV01667  
Figure 10. Test circuit for measuring  
minimum frequency response.  
V
CC  
V
CC  
2R  
L
nY /nZ  
n
10 mF  
nZ/nY  
n
2R  
2R  
L
L
0.1 mF  
f
= 1 kHz  
sine-wave  
V
os  
nY /nZ  
n
nZ/nY  
n
in  
V
V
is  
OS  
distortion  
meter  
2R  
C
L
L
channel  
ON  
C
dB  
L
channel  
OFF  
GND  
SV01691  
GND  
Figure 11. Test circuit for measuring sine-wave distortion.  
SV01692  
Figure 12. Test circuit for measuring  
switch “OFF” signal feed-through.  
9
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
WAVEFORMS  
V
V
V
= 1.5 V at 2.7 V V 3.6 V  
M
CC  
= 0.5 × V at 2.7 V > V > 3.6 V  
M
CC  
CC  
and V are the typical output voltage drop that occur with the  
OL  
OH  
output load  
V = V + 0.3 V at 2.7 V V 3.6 V  
x
OL  
CC  
V
X
V
Y
V
Y
= V + 0.1 × V at 2.7 V >V > 3.6 V  
OL CC CC  
= V – 0.3 V at 2.7 V V 3.6 V  
OH  
CC  
= V – 0.1 × V at 2.7 V >V > 3.6 V  
OH  
CC  
CC  
V
I
V
I
INPUTS  
GND  
INPUTS  
GND  
V
V
M
M
t
t
PZL  
PLZ  
t
t
PHL  
PLH  
V
CC  
OUTPUT  
LOW-to-OFF  
OFF-to-LOW  
V
OH  
V
M
V
V
X
V
OUTPUTS  
M
V
OL  
t
PZH  
t
PHZ  
V
OL  
V
OH  
SV01638  
V
Y
OUTPUT  
HIGH-to-OFF  
OFF-to-HIGH  
M
Figure 13. Input (V ) to output (V ) propagation delays.  
is  
os  
GND  
outputs  
disabled  
outputs  
enabled  
outputs  
enabled  
SV01640  
Figure 14. Turn-on and turn-off times  
for the inputs (S , E) to the output (V ).  
n
os  
TEST CIRCUIT  
t
W
V
I
90%  
S
90%  
1
V
cc  
2 V  
Open  
CC  
V
V
M
M
NEGATIVE  
PULSE  
V
10%  
10%  
90%  
EE  
0V  
(t )  
1kW  
V
V
O
t
t
(t )  
t
TLH  
l
THL  
TLH  
f
r
PULSE  
GENERATOR  
D.U.T.  
(t )  
r
t (t )  
THL f  
V
I
R
T
1kW  
50 pF  
C
90%  
M
L
POSITIVE  
PULSE  
V
V
M
V
10%  
EE  
10%  
t
W
0V  
Test Circuit for Outputs  
DEFINITIONS  
R = Load resistor  
L
C = Load capacitance includes jig and probe capacitance  
L
V
CC  
V
I
Test  
S
1
V
IS  
R = Termination resistance should be equal to Z  
T
of  
OUT  
pulse generators.  
< 2.7V  
V
t
t
t
t
Open  
Pulse  
CC  
PLH/ PHL  
2.7 - 3.6V 2.7V  
t
2 V  
V
EE  
t = t =6ns, when measuring f there is no constraint on  
max,  
PLZ/ PZL  
CC  
r
f
t , t with 50% duty factor.  
r
f
> 3.6 V  
V
/t  
V
EE  
V
I
CC  
PHZ PZH  
SY01738  
Figure 15. Load circuitry for switching times.  
10  
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
DIP16: plastic dual in-line package; 16 leads (300 mil)  
SOT38-4  
11  
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
SO16: plastic small outline package; 16 leads; body width 3.9 mm  
SOT109-1  
12  
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm  
SOT338-1  
13  
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm  
SOT403-1  
14  
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
NOTES  
15  
1998 Jun 23  
Philips Semiconductors  
Product specification  
Triple 2-channel analog multiplexer/demultiplexer  
74LV4053  
DEFINITIONS  
Data Sheet Identification  
Product Status  
Definition  
This data sheet contains the design target or goal specifications for product development. Specifications  
may change in any manner without notice.  
Objective Specification  
Formative or in Design  
This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips  
Semiconductors reserves the right to make changes at any time without notice in order to improve design  
and supply the best possible product.  
Preliminary Specification  
Product Specification  
Preproduction Product  
Full Production  
This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes  
at any time without notice, in order to improve design and supply the best possible product.  
Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products,  
including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips  
Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright,  
or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask  
work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes  
only. PhilipsSemiconductorsmakesnorepresentationorwarrantythatsuchapplicationswillbesuitableforthespecifiedusewithoutfurthertesting  
or modification.  
LIFE SUPPORT APPLICATIONS  
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices,  
orsystemswheremalfunctionofaPhilipsSemiconductorsandPhilipsElectronicsNorthAmericaCorporationProductcanreasonablybeexpected  
to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips  
Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully  
indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.  
Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Copyright Philips Electronics North America Corporation 1998  
All rights reserved. Printed in U.S.A.  
Sunnyvale, California 94088–3409  
Telephone 800-234-7381  
print code  
Date of release: 05-96  
9397-750-04462  
Document order number:  
Philips  
Semiconductors  

相关型号:

74LV4053DB,112

74LV4053 - Triple single-pole double-throw analog switch SSOP1 16-Pin
NXP

74LV4053DB-T

2-Channel Analog Multiplexer
ETC

74LV4053N

Triple 2-channel analog multiplexer/demultiplexer
NXP

74LV4053PW

Triple 2-channel analog multiplexer/demultiplexer
NXP

74LV4053PW

Triple single-pole double-throw analog switchProduction
NEXPERIA

74LV4053PW,112

74LV4053 - Triple single-pole double-throw analog switch TSSOP 16-Pin
NXP

74LV4053PW-Q100

Triple single-pole double-throw analog switch
NEXPERIA

74LV4053PW-T

2-Channel Analog Multiplexer
ETC

74LV4053PWDH

Triple 2-channel analog multiplexer/demultiplexer
NXP

74LV4053PWDH-T

IC TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, PDSO16, PLASTIC, TSSOP-16, Multiplexer or Switch
NXP

74LV4060

14-stage binary ripple counter with oscillator
NXP

74LV4060D

14-stage binary ripple counter with oscillator
NXP