74LVC16241ADL,112 [NXP]

74LVC16241A - 16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state SSOP 48-Pin;
74LVC16241ADL,112
型号: 74LVC16241ADL,112
厂家: NXP    NXP
描述:

74LVC16241A - 16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state SSOP 48-Pin

驱动 光电二极管 输出元件 逻辑集成电路
文件: 总17页 (文件大小:120K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74LVC16241A  
16-bit buffer/line driver with 5 V tolerant inputs/outputs;  
3-state  
Rev. 4 — 26 October 2011  
Product data sheet  
1. General description  
The 74LVC16241A is a 16-bit non-inverting buffer/line driver with 3-state outputs. The  
3-state outputs are controlled by the output enable inputs (1OE, 2OE, 3OE and 4OE).  
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and  
fall times. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit  
buffer.  
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be  
applied to the outputs. These features allow the use of these devices in mixed 3.3 V and  
5 V applications.  
2. Features and benefits  
5 V tolerant inputs and outputs for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
MULTIBYTE flow-through standard pin-out architecture  
Low inductance multiple power and ground pins for minimum noise and ground  
bounce  
Direct interface with TTL levels  
High-impedance outputs when VCC = 0 V  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V  
JESD8-5A (2.3 V to 2.7 V  
JESD8-C/JESD36 (2.7 V to 3.6 V  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from 40 C to +85 C and 40 C to +125 C.  
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
40 C to +125 C SSOP48  
Description  
Version  
74LVC16241ADL  
plastic shrink small outline package; 48 leads;  
body width 7.5 mm  
SOT370-1  
74LVC16241ADGG 40 C to +125 C  
TSSOP48 plastic thin shrink small outline package; 48 leads; SOT362-1  
body width 6.1 mm  
4. Functional diagram  
1
1EN  
2EN  
3EN  
4EN  
1OE  
2OE  
3OE  
4OE  
1
25  
48  
25  
24  
1OE  
3OE  
2
47  
46  
44  
43  
41  
40  
38  
1A0  
1Y0  
3
1A1  
1Y1  
2
3
47  
46  
44  
43  
41  
40  
38  
37  
36  
35  
33  
32  
30  
29  
27  
26  
1A0  
1A1  
1A2  
1A3  
2A0  
2A1  
2A2  
2A3  
3A0  
3A1  
3A2  
3A3  
4A0  
4A1  
4A2  
4A3  
1Y0  
1Y1  
1Y2  
1Y3  
2Y0  
2Y1  
2Y2  
2Y3  
3Y0  
3Y1  
3Y2  
3Y3  
4Y0  
4Y1  
4Y2  
4Y3  
1D  
2D  
3D  
4D  
1
2
3
1A2  
1A3  
2A0  
1Y2  
1Y3  
2Y0  
5
6
5
8
6
2A1  
2A2  
2A3  
3A0  
3A1  
3A2  
3A3  
2Y1  
2Y2  
2Y3  
3Y0  
3Y1  
3Y2  
3Y3  
9
8
11  
12  
13  
14  
16  
17  
19  
20  
22  
23  
9
37  
36  
35  
33  
11  
12  
13  
14  
16  
17  
19  
20  
22  
23  
32  
30  
29  
27  
26  
4A0  
4A1  
4A2  
4A3  
4Y0  
4Y1  
4Y2  
4Y3  
4
2OE  
4OE  
001aaa358  
48  
24  
001aaa360  
Fig 1. Logic symbol  
Fig 2.  
IEC logic symbol  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
2 of 17  
 
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
47  
46  
44  
36  
35  
33  
2
3
5
6
13  
14  
16  
17  
1A0  
1Y0  
1Y1  
1Y2  
1Y3  
3A0  
3A1  
3A2  
3Y0  
3Y1  
3Y2  
3Y3  
1A1  
1A2  
43  
1
32  
25  
1A3  
3A3  
1OE  
3OE  
41  
40  
38  
30  
29  
27  
8
9
19  
20  
22  
23  
2A0  
2A1  
2A2  
2Y0  
2Y1  
2Y2  
2Y3  
4A0  
4A1  
4A2  
4Y0  
4Y1  
4Y2  
4Y3  
11  
12  
37  
48  
26  
24  
2A3  
4A3  
2OE  
4OE  
001aaa359  
Fig 3. Logic diagram  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
3 of 17  
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
5. Pinning information  
5.1 Pinning  
1OE  
1Y0  
1Y1  
GND  
1Y2  
1Y3  
1
2
3
4
5
6
7
8
9
48 2OE  
47 1A0  
46 1A1  
45 GND  
44 1A2  
43 1A3  
V
42 V  
CC  
CC  
2Y0  
2Y1  
41 2A0  
40 2A1  
39 GND  
38 2A2  
37 2A3  
36 3A0  
35 3A1  
34 GND  
33 3A2  
32 3A3  
GND 10  
2Y2 11  
2Y3 12  
3Y0 13  
3Y1 14  
GND 15  
3Y2 16  
3Y3 17  
16241A  
V
18  
31 V  
CC  
CC  
4Y0 19  
4Y1 20  
GND 21  
4Y2 22  
4Y3 23  
4OE 24  
30 4A0  
29 4A1  
28 GND  
27 4A2  
26 4A3  
25 3OE  
001aaa356  
Fig 4. Pin configuration  
5.2 Pin description  
Table 2.  
Name  
1OE  
Pin description  
Pin  
Description  
1
output enable input (active LOW)  
output enable input (active HIGH)  
output enable input (active HIGH)  
output enable input (active LOW)  
ground (0 V)  
2OE  
48  
3OE  
25  
4OE  
24  
GND  
4, 10, 15, 21, 28, 34, 39, 45  
7, 18, 31, 42  
2, 3, 5, 6  
VCC  
supply voltage  
1Y[0:3]  
2Y[0:3]  
3Y[0:3]  
4Y[0:3]  
1A[0:3]  
data output  
8, 9, 11, 12  
13, 14, 16, 17  
19, 20, 22, 23  
47, 46, 44, 43  
data output  
data output  
data output  
data input  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
4 of 17  
 
 
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
Table 2.  
Name  
Pin description …continued  
Pin  
Description  
data input  
data input  
data input  
2A[0:3]  
3A[0:3]  
4A[0:3]  
41, 40, 38, 37  
36, 35, 33, 32  
30, 29, 27, 26  
6. Functional description  
Table 3.  
Input  
nAn  
Function table[1]  
Output  
nOE  
nOE  
nYn  
H
H
L
-
-
H
-
H
L
L
-
L
H
-
L
X
H
-
Z
L
Z
[1] H = HIGH voltage level  
L = LOW voltage level  
X = don’t care  
Z = high-impedance OFF-state  
7. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol  
VCC  
IIK  
Parameter  
Conditions  
Min  
0.5  
50  
0.5  
-
Max  
+6.5  
-
Unit  
V
supply voltage  
input clamping current  
input voltage  
VI < 0 V  
mA  
V
[1]  
VI  
+6.5  
50  
VCC + 0.5  
+6.5  
50  
100  
-
IOK  
output clamping current  
output voltage  
VO > VCC or VO < 0 V  
HIGH or LOW state  
3-state  
mA  
V
[2]  
[2]  
VO  
0.5  
0.5  
-
V
IO  
output current  
VO = 0 V to VCC  
mA  
mA  
mA  
C  
ICC  
IGND  
Tstg  
Ptot  
supply current  
-
ground current  
100  
65  
-
storage temperature  
total power dissipation  
+150  
500  
[3]  
Tamb = 40 C to +125 C  
mW  
[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.  
[2] The output voltage ratings may be exceeded if the output current ratings are observed.  
[3] Above 60 C the value of Ptot derates linearly with 5.5 mW/K.  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
5 of 17  
 
 
 
 
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
8. Recommended operating conditions  
Table 5.  
Symbol  
VCC  
Recommended operating conditions  
Parameter  
Conditions  
Min  
1.65  
1.2  
0
Typ  
Max  
3.6  
-
Unit  
V
supply voltage  
-
-
-
-
-
-
-
-
functional  
V
VI  
input voltage  
5.5  
VCC  
5.5  
+125  
20  
V
VO  
output voltage  
HIGH or LOW state  
3-state  
0
V
0
V
Tamb  
ambient temperature  
in free air  
40  
0
C  
ns/V  
ns/V  
t/V  
input transition rise and fall rate VCC = 1.65 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
0
10  
9. Static characteristics  
Table 6.  
Static characteristics  
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
40 C to +85 C  
Min Max  
Typ[1]  
1.08  
40 C to +125 C  
Min Max  
1.08  
Unit  
VIH  
HIGH-level  
VCC = 1.2 V  
-
-
-
-
-
-
V
V
V
V
V
V
V
V
input voltage  
VCC = 1.65 V to 1.95 V  
0.65 VCC  
-
-
-
-
-
-
-
-
0.65 VCC  
VCC = 2.3 V to 2.7 V  
1.7  
-
1.7  
VCC = 2.7 V to 3.6 V  
VCC = 1.2 V  
2.0  
-
2.0  
VIL  
LOW-level  
-
-
-
-
0.12  
-
-
-
-
0.12  
input voltage  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VI = VIH or VIL  
0.35 VCC  
0.7  
0.35 VCC  
0.7  
0.8  
0.8  
VOH  
HIGH-level  
output  
IO = 100 A;  
VCC = 1.65 V to 3.6 V  
VCC 0.2  
-
-
VCC 0.3  
-
V
voltage  
IO = 4 mA; VCC = 1.65 V  
IO = 8 mA; VCC = 2.3 V  
IO = 12 mA; VCC = 2.7 V  
IO = 18 mA; VCC = 3.0 V  
IO = 24 mA; VCC = 3.0 V  
VI = VIH or VIL  
1.2  
1.8  
2.2  
2.4  
2.2  
-
-
-
-
-
-
-
-
-
-
1.05  
1.65  
2.05  
2.25  
2.0  
-
-
-
-
-
V
V
V
V
V
VOL  
LOW-level  
output  
voltage  
IO = 100 A;  
-
-
0.2  
-
0.3  
V
VCC = 1.65 V to 3.6 V  
IO = 4 mA; VCC = 1.65 V  
IO = 8 mA; VCC = 2.3 V  
IO = 12 mA; VCC = 2.7 V  
IO = 24 mA; VCC = 3.0 V  
-
-
-
-
-
-
0.45  
0.6  
-
-
-
-
-
0.65  
0.8  
V
-
V
-
0.4  
0.6  
V
-
0.55  
5  
0.8  
V
II  
input leakage VCC = 3.6 V; VI = 5.5 V or GND  
current  
0.1  
20  
A  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
6 of 17  
 
 
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
Table 6.  
Static characteristics …continued  
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
40 C to +85 C  
40 C to +125 C  
Min Max  
20  
Unit  
Min  
Typ[1]  
Max  
IOZ  
OFF-state  
output  
VI = VIH or VIL; VCC = 3.6 V;  
VO = 5.5 V or GND;  
-
-
0.1  
5  
-
-
A  
current  
IOFF  
power-off  
leakage  
current  
VCC = 0 V; VI or VO = 5.5 V  
0.1  
10  
20  
A  
ICC  
supply  
current  
VCC = 3.6 V; VI = VCC or GND;  
IO = 0 A  
-
-
0.1  
5
20  
-
-
80  
A  
A  
ICC  
additional  
supply  
current  
per inputpin;  
VCC = 2.7 V to 3.6 V;  
VI = VCC 0.6 V; IO = 0 A  
500  
5000  
CI  
input  
VCC = 0 V to 3.6 V;  
-
5.0  
-
-
-
pF  
capacitance VI = GND to VCC  
[1] All typical values are measured at VCC = 3.3 V (unless stated otherwise) and Tamb = 25 C.  
10. Dynamic characteristics  
Table 7.  
Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.  
Symbol Parameter  
Conditions  
Tamb = 40 C to +85 C 40 C to +125 C Unit  
Min  
Typ[1]  
Max  
Min  
Max  
[2]  
tpd  
propagation  
delay  
nAn to nYn; see Figure 5  
VCC = 1.2 V  
-
13  
4.8  
2.6  
2.6  
2.2  
-
-
-
ns  
ns  
ns  
ns  
ns  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V  
1.7  
1.5  
1.0  
1.0  
10.1  
5.3  
5.0  
4.4  
1.7  
1.5  
1.0  
1.0  
11.7  
6.1  
6.5  
5.5  
VCC = 3.0 V to 3.6 V  
nOE to nYn; see Figure 6  
VCC = 1.2 V  
[2]  
ten  
enable time  
-
17  
5.2  
3.0  
3.2  
2.4  
-
-
-
ns  
ns  
ns  
ns  
ns  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V  
1.0  
1.0  
1.0  
1.0  
12.5  
6.9  
6.0  
5.5  
1.0  
1.0  
1.0  
1.0  
13.2  
7.3  
7.5  
7.0  
VCC = 3.0 V to 3.6 V  
nOE to nYn; see Figure 7  
VCC = 1.2 V  
-
19  
6.9  
3.9  
3.3  
3.1  
-
-
-
ns  
ns  
ns  
ns  
ns  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V  
2.5  
2.1  
1.5  
1.5  
14.2  
7.5  
6.0  
5.5  
2.5  
2.1  
1.5  
1.5  
15.0  
8.3  
7.5  
7.0  
VCC = 3.0 V to 3.6 V  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
7 of 17  
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
Table 7.  
Dynamic characteristics …continued  
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.  
Symbol Parameter  
Conditions  
Tamb = 40 C to +85 C 40 C to +125 C Unit  
Min  
Typ[1]  
Max  
Min  
Max  
[2]  
tdis  
disable time  
nOE to nYn; see Figure 6  
VCC = 1.2 V  
-
9.0  
4.3  
2.4  
3.2  
3.0  
-
-
-
ns  
ns  
ns  
ns  
ns  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V  
2.4  
1.0  
1.5  
1.5  
8.3  
4.7  
5.5  
5.0  
2.4  
1.0  
1.5  
1.5  
9.2  
5.2  
7.0  
6.5  
VCC = 3.0 V to 3.6 V  
nOE to nYn; see Figure 7  
VCC = 1.2 V  
-
8.0  
3.5  
1.9  
3.5  
2.6  
-
-
-
ns  
ns  
ns  
ns  
ns  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V  
1.5  
0.5  
1.5  
1.0  
8.4  
4.8  
5.5  
5.0  
1.5  
0.5  
1.5  
1.0  
9.6  
5.5  
7.0  
6.5  
VCC = 3.0 V to 3.6 V  
per input; VI = GND to VCC  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
[3]  
CPD  
power  
dissipation  
capacitance  
-
-
-
8.4  
11.9  
15.0  
-
-
-
-
-
-
-
-
-
pF  
pF  
pF  
[1] Typical values are measured at Tamb = 25 C and VCC = 1.2 V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.  
[2] tpd is the same as tPLH and tPHL  
ten is the same as tPZL and tPZH  
tdis is the same as tPLZ and tPHZ  
.
.
.
[3] CPD is used to determine the dynamic power dissipation (PD in W).  
PD = CPD VCC2 fi N + (CL VCC2 fo) where:  
fi = input frequency in MHz; fo = output frequency in MHz  
CL = output load capacitance in pF  
VCC = supply voltage in Volts  
N = number of inputs switching  
(CL VCC2 fo) = sum of the outputs  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
8 of 17  
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
11. Waveforms  
V
I
nAn input  
GND  
V
V
M
M
t
t
PLH  
PHL  
V
OH  
V
V
M
nYn output  
M
V
OL  
mna171  
VM = 1.5 V at VCC 2.7 V;  
VM = 0.5 VCC at VCC < 2.7 V.  
VOL and VOH are typical output voltage levels that occur with the output load.  
Fig 5. Input nAn to output nYn propagation delays  
V
I
1OE, 4OE input  
V
M
GND  
t
t
PZL  
PLZ  
V
CC  
output  
LOW-to-OFF  
OFF-to-LOW  
V
M
V
X
V
OL  
t
t
PHZ  
PZH  
V
OH  
V
Y
output  
HIGH-to-OFF  
OFF-to-HIGH  
V
M
GND  
outputs  
enabled  
outputs  
enabled  
outputs  
disabled  
001aaa361  
Measurements points are given in Table 8.  
OL and VOH are typical output voltage levels that occur with the output load.  
V
Fig 6. 3-state enable and disable times for inputs 1OE and 4OE  
Table 8. Measurement points  
Supply voltage  
VCC  
Input  
Output  
VM  
VM  
VX  
VY  
1.2 V  
0.5 VCC  
0.5 VCC  
0.5 VCC  
1.5 V  
0.5 VCC  
0.5 VCC  
0.5 VCC  
1.5 V  
VOL + 0.15 V  
VOL + 0.15 V  
VOL + 0.15 V  
VOL + 0.3 V  
VOL + 0.3 V  
VOH 0.15 V  
VOH 0.15 V  
VOH 0.15 V  
VOH 0.3 V  
VOH 0.3 V  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
2.7 V  
3.0 V to 3.6 V  
1.5 V  
1.5 V  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
9 of 17  
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
V
I
2OE, 3OE input  
V
M
GND  
t
t
PZL  
PLZ  
V
CC  
output  
LOW-to-OFF  
OFF-to-LOW  
V
M
V
X
V
OL  
t
t
PHZ  
PZH  
V
OH  
V
Y
output  
HIGH-to-OFF  
OFF-to-HIGH  
V
M
GND  
outputs  
enabled  
outputs  
enabled  
outputs  
disabled  
001aaa357  
Measurements points are given in Table 9.  
VOL and VOH are typical output voltage levels that occur with the output load.  
Fig 7. 3-state enable and disable times for inputs 2OE and 3OE  
Table 9.  
Measurement points  
Supply voltage  
VCC  
Input  
Output  
VM  
VM  
VX  
VY  
1.2 V  
0.5 VCC  
0.5 VCC  
0.5 VCC  
1.5 V  
0.5 VCC  
0.5 VCC  
0.5 VCC  
1.5 V  
VOL + 0.15 V  
VOL + 0.15 V  
VOL + 0.15 V  
VOL + 0.3 V  
VOL + 0.3 V  
VOH 0.15 V  
VOH 0.15 V  
VOH 0.15 V  
VOH 0.3 V  
VOH 0.3 V  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
2.7 V  
3.0 V to 3.6 V  
1.5 V  
1.5 V  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
10 of 17  
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
M
M
10 %  
0 V  
t
t
r
f
t
t
f
r
V
I
90 %  
positive  
pulse  
V
M
M
10 %  
0 V  
t
W
V
EXT  
R
V
CC  
L
V
V
O
I
G
DUT  
R
T
C
L
R
L
001aae331  
Test data is given in Table 10.  
Definitions for test circuit:  
RL = Load resistance.  
CL = Load capacitance including jig and probe capacitance.  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
VEXT = External voltage for measuring switching times.  
Fig 8. Test circuit for measuring switching times  
Table 10. Test data  
Supply voltage  
Input  
VI  
Load  
CL  
VEXT  
tr, tf  
RL  
tPLH, tPHL  
open  
tPLZ, tPZL  
2 VCC  
2 VCC  
2 VCC  
2 VCC  
2 VCC  
tPHZ, tPZH  
GND  
1.2 V  
VCC  
VCC  
VCC  
2.7 V  
2.7 V  
2 ns  
2 ns  
2 ns  
2.5 ns  
2.5 ns  
30 pF  
30 pF  
30 pF  
50 pF  
50 pF  
1 k  
1 k  
500   
500   
500   
1.65 V to 1.95 V  
2.3 V to 2.7 V  
2.7 V  
open  
GND  
open  
GND  
open  
GND  
3.0 V to 3.6 V  
open  
GND  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
11 of 17  
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
12. Package outline  
SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm  
SOT370-1  
D
E
A
X
c
y
H
v
M
A
E
Z
25  
48  
Q
A
2
A
A
(A )  
3
1
θ
pin 1 index  
L
p
L
24  
1
detail X  
w
M
b
p
e
0
5
10 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(1)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
E
L
L
Q
v
w
y
Z
θ
p
p
1
2
3
max.  
8o  
0o  
0.4  
0.2  
2.35  
2.20  
0.3  
0.2  
0.22 16.00  
0.13 15.75  
7.6  
7.4  
10.4  
10.1  
1.0  
0.6  
1.2  
1.0  
0.85  
0.40  
mm  
2.8  
0.25  
0.635  
1.4  
0.25  
0.18  
0.1  
Note  
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT370-1  
MO-118  
Fig 9. Package outline SOT370-1 (SSOP48)  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
12 of 17  
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm  
SOT362-1  
E
D
A
X
c
H
v
M
A
y
E
Z
48  
25  
Q
A
2
(A )  
3
A
A
1
pin 1 index  
θ
L
p
L
detail X  
1
24  
w
M
b
e
p
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions).  
A
(1)  
(2)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.  
8o  
0o  
0.15  
0.05  
1.05  
0.85  
0.28  
0.17  
0.2  
0.1  
12.6  
12.4  
6.2  
6.0  
8.3  
7.9  
0.8  
0.4  
0.50  
0.35  
0.8  
0.4  
mm  
1.2  
0.5  
1
0.25  
0.25  
0.08  
0.1  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT362-1  
MO-153  
Fig 10. Package outline SOT362-1 (TSSOP48)  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
13 of 17  
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
13. Abbreviations  
Table 11. Abbreviations  
Acronym  
CDM  
DUT  
Description  
Charged Device Model  
Device Under Test  
ESD  
ElectroStatic Discharge  
Human Body Model  
Machine Model  
HBM  
MM  
TTL  
Transistor-Transistor Logic  
14. Revision history  
Table 12. Revision history  
Document ID  
74LVC16241A v.4  
Modifications:  
Release date  
20111026  
Data sheet status  
Change notice  
Supersedes  
Product data sheet  
-
74LVC16241A v.3  
The format of this document has been redesigned to comply with the new identity guidelines of  
NXP Semiconductors.  
Legal texts have been adapted to the new company name where appropriate.  
Table 4, Table 5, Table 6, Table 7, and Table 10: values added for lower voltage ranges.  
74LVC16241A v.3  
74LVC16241A v.2  
74LVC16241A v.1  
20040305  
19970729  
19951226  
Product specification  
Product specification  
Product specification  
-
-
-
74LVC16241A v.2  
74LVC16241A v.1  
-
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
14 of 17  
 
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
15. Legal information  
15.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nxp.com.  
malfunction of an NXP Semiconductors product can reasonably be expected  
15.2 Definitions  
to result in personal injury, death or severe property or environmental  
damage. NXP Semiconductors accepts no liability for inclusion and/or use of  
NXP Semiconductors products in such equipment or applications and  
therefore such inclusion and/or use is at the customer’s own risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. NXP Semiconductors does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. NXP Semiconductors makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local NXP Semiconductors sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Customers are responsible for the design and operation of their applications  
and products using NXP Semiconductors products, and NXP Semiconductors  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the NXP  
Semiconductors product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
NXP Semiconductors and its customer, unless NXP Semiconductors and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the NXP Semiconductors product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
NXP Semiconductors does not accept any liability related to any default,  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using NXP  
Semiconductors products in order to avoid a default of the applications and  
the products or of the application or use by customer’s third party  
customer(s). NXP does not accept any liability in this respect.  
15.3 Disclaimers  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, NXP Semiconductors does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information.  
In no event shall NXP Semiconductors be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Terms and conditions of commercial sale — NXP Semiconductors  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nxp.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. NXP Semiconductors hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of NXP Semiconductors products by customer.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of NXP Semiconductors.  
Right to make changes — NXP Semiconductors reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
Suitability for use — NXP Semiconductors products are not designed,  
authorized or warranted to be suitable for use in life support, life-critical or  
safety-critical systems or equipment, nor in applications where failure or  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
15 of 17  
 
 
 
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
Non-automotive qualified products — Unless this data sheet expressly  
states that this specific NXP Semiconductors product is automotive qualified,  
the product is not suitable for automotive use. It is neither qualified nor tested  
in accordance with automotive testing or application requirements. NXP  
Semiconductors accepts no liability for inclusion and/or use of  
NXP Semiconductors’ specifications such use shall be solely at customer’s  
own risk, and (c) customer fully indemnifies NXP Semiconductors for any  
liability, damages or failed product claims resulting from customer design and  
use of the product for automotive applications beyond NXP Semiconductors’  
standard warranty and NXP Semiconductors’ product specifications.  
non-automotive qualified products in automotive equipment or applications.  
In the event that customer uses the product for design-in and use in  
automotive applications to automotive specifications and standards, customer  
(a) shall use the product without NXP Semiconductors’ warranty of the  
product for such automotive applications, use and specifications, and (b)  
whenever customer uses the product for automotive applications beyond  
15.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
16. Contact information  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
74LVC16241A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 4 — 26 October 2011  
16 of 17  
 
 
74LVC16241A  
NXP Semiconductors  
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state  
17. Contents  
1
2
3
4
General description. . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 2  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
5
5.1  
5.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 4  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4  
6
Functional description . . . . . . . . . . . . . . . . . . . 5  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5  
Recommended operating conditions. . . . . . . . 6  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 6  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 14  
7
8
9
10  
11  
12  
13  
14  
15  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 15  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 15  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
15.1  
15.2  
15.3  
15.4  
16  
17  
Contact information. . . . . . . . . . . . . . . . . . . . . 16  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section ‘Legal information’.  
© NXP B.V. 2011.  
All rights reserved.  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
Date of release: 26 October 2011  
Document identifier: 74LVC16241A  
 

相关型号:

74LVC16241ADL-T

Quad 4-Bit Buffer/Driver
ETC

74LVC16244

16-bit buffer/line driver; 5V input/output tolerant 3-State
NXP

74LVC16244A

16-bit buffer/line driver; 5V input/output tolerant 3-State
NXP

74LVC16244A-Q100

16-bit buffer/line driver; 5 V input/output tolerant; 3-state
NEXPERIA

74LVC16244ABQ

16-bit buffer/line driver; 5 V input/output tolerant; 3-state
NXP

74LVC16244ABQ,518

74LVC16244A; 74LVCH16244A - 16-bit buffer/line driver; 5 V input/output tolerant; 3-state QFN 60-Pin
NXP

74LVC16244ADGG

16-bit buffer/line driver; 5V input/output tolerant 3-State
NXP

74LVC16244ADGG

16-bit buffer/line driver; 5 V input/output tolerant; 3-stateProduction
NEXPERIA

74LVC16244ADGG,112

74LVC16244A; 74LVCH16244A - 16-bit buffer/line driver; 5 V input/output tolerant; 3-state TSSOP 48-Pin
NXP

74LVC16244ADGG,118

74LVC16244A; 74LVCH16244A - 16-bit buffer/line driver; 5 V input/output tolerant; 3-state TSSOP 48-Pin
NXP

74LVC16244ADGG,518

74LVC16244A; 74LVCH16244A - 16-bit buffer/line driver; 5 V input/output tolerant; 3-state TSSOP 48-Pin
NXP

74LVC16244ADGG-Q100

16-bit buffer/line driver; 5 V input/output tolerant; 3-state
NEXPERIA