BUK9606-55A,118 [NXP]
N-channel TrenchMOS logic level FET D2PAK 3-Pin;型号: | BUK9606-55A,118 |
厂家: | NXP |
描述: | N-channel TrenchMOS logic level FET D2PAK 3-Pin 开关 脉冲 晶体管 |
文件: | 总14页 (文件大小:182K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
BUK9606-55A
N-channel TrenchMOS logic level FET
Rev. 04 — 31 May 2010
Product data sheet
1. Product profile
1.1 General description
Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using TrenchMOS technology. This product has been designed and qualified to
the appropriate AEC standard for use in automotive critical applications.
1.2 Features and benefits
Low conduction losses due to low
Suitable for logic level gate drive
on-state resistance
sources
Q101 compliant
Suitable for thermally demanding
environments due to 175 °C rating
1.3 Applications
12 V and 24 V loads
Automotive and general purpose
power switching
Motors, lamps and solenoids
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
1.4 Quick reference data
Table 1.
Quick reference data
Symbol
Parameter
Conditions
Min Typ Max Unit
VDS
drain-source
voltage
Tj ≥ 25 °C; Tj ≤ 175 °C
-
-
-
-
-
-
55
V
[1]
ID
drain current
VGS = 5 V; Tj = 25 °C;
see Figure 3; see Figure 1
75
A
Ptot
total power
dissipation
Tmb = 25 °C; see Figure 2
300
W
Static characteristics
RDSon drain-source
V
GS = 10 V; ID = 25 A;
-
-
-
4.8
-
5.8
6.7
6.3
mΩ
mΩ
mΩ
on-state
resistance
Tj = 25 °C
VGS = 4.5 V; ID = 25 A;
Tj = 25 °C
VGS = 5 V; ID = 25 A;
Tj = 25 °C;
5.3
see Figure 12; see Figure 13
Avalanche ruggedness
EDS(AL)S
non-repetitive
drain-source
ID = 75 A; Vsup ≤ 55 V;
RGS = 50 Ω; VGS = 5 V;
-
-
1.1
J
avalanche energy Tj(init) = 25 °C; unclamped
[1] Continuous current is limited by package.
2. Pinning information
Table 2.
Pinning information
Symbol Description
Pin
1
Simplified outline
Graphic symbol
G
D
S
D
gate
mb
D
S
2
drain
source
3
G
mb
mounting base; connected to
drain
mbb076
2
1
3
SOT404 (D2PAK)
3. Ordering information
Table 3.
Ordering information
Type number
Package
Name
Description
Version
BUK9606-55A
D2PAK
plastic single-ended surface-mounted package (D2PAK); 3 leads SOT404
(one lead cropped)
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
2 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
4. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
VDS
Parameter
Conditions
Min
Typ
Max
55
Unit
V
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
Tj ≥ 25 °C; Tj ≤ 175 °C
RGS = 20 kΩ
-
-
-
-
-
-
-
-
VDGR
VGS
-
55
V
-15
15
V
[1]
[2]
[2]
ID
VGS = 5 V; Tj = 25 °C;
see Figure 3; see Figure 1
-
-
-
-
154
75
A
A
VGS = 5 V; Tj = 100 °C; see Figure 1
75
A
IDM
peak drain current
Tmb = 25 °C; tp ≤ 10 µs; pulsed;
616
A
see Figure 3
Ptot
Tstg
Tj
total power dissipation Tmb = 25 °C; see Figure 2
storage temperature
-
-
-
-
300
175
175
W
-55
-55
°C
°C
junction temperature
Source-drain diode
[1]
[2]
IS
source current
Tmb = 25 °C
-
-
-
-
-
-
154
75
A
A
A
ISM
peak source current
tp ≤ 10 µs; pulsed; Tmb = 25 °C
616
Avalanche ruggedness
EDS(AL)S non-repetitive
ID = 75 A; Vsup ≤ 55 V; RGS = 50 Ω;
-
-
1.1
J
drain-source
VGS = 5 V; Tj(init) = 25 °C; unclamped
avalanche energy
[1] Current is limited by power dissipation chip rating.
[2] Continuous current is limited by package.
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
3 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
03na19
03ne93
120
200
I
D
P
(A)
der
(%)
150
80
100
40
50 Capped at 75 A due to package
0
0
0
50
100
150
200
25
50
75
100
125
150
175
mb
200
(°C)
T
mb
(°C)
T
Fig 1. Normalized continuous drain current as a
function of mounting base temperature
Fig 2. Normalized total power dissipation as a
function of mounting base temperature
03nf02
3
10
R
DSon
= V /I
DS D
I
D
t
p
= 10 μs
(A)
2
10
100 μs
capped at 75 A due to package
1 ms
D.C.
t
p
10 ms
P
10
δ =
T
100 ms
t
t
p
T
1
2
1
10
10
V
DS
(V)
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
4 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
5. Thermal characteristics
Table 5.
Symbol
Rth(j-mb)
Thermal characteristics
Parameter
Conditions
Min
Typ
Max
Unit
thermal resistance
from junction to
mounting base
see Figure 4
-
-
0.5
K/W
Rth(j-a)
thermal resistance
from junction to
ambient
mounted on a printed-circuit board ;
minimum footprint
-
50
-
K/W
03nf03
1
Z
th(j-mb)
(K/W)
δ = 0.5
−1
0.2
10
10
10
0.1
0.05
t
0.02
p
P
δ =
−2
−3
T
single shot
t
t
p
T
−6
−5
−4
−3
−2
−1
10
10
10
10
10
10
1
t
(s)
p
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
5 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
6. Characteristics
Table 6.
Symbol
Characteristics
Parameter
Conditions
Min
Typ
Max
Unit
Static characteristics
V(BR)DSS drain-source
breakdown voltage
ID = 0.25 mA; VGS = 0 V; Tj = 25 °C
ID = 0.25 mA; VGS = 0 V; Tj = -55 °C
55
50
1
-
-
V
V
V
-
-
VGS(th)
gate-source threshold ID = 1 mA; VDS = VGS; Tj = 25 °C;
1.5
2
voltage
see Figure 11
ID = 1 mA; VDS = VGS; Tj = -55 °C;
see Figure 11
-
-
-
2.3
-
V
V
ID = 1 mA; VDS = VGS; Tj = 175 °C;
see Figure 11
0.5
IDSS
drain leakage current
gate leakage current
VDS = 55 V; VGS = 0 V; Tj = 175 °C
VDS = 55 V; VGS = 0 V; Tj = 25 °C
VDS = 0 V; VGS = 10 V; Tj = 25 °C
VDS = 0 V; VGS = -10 V; Tj = 25 °C
-
-
-
-
-
-
500
10
µA
µA
nA
nA
mΩ
0.05
IGSS
2
2
-
100
100
13.2
RDSon
drain-source on-state
resistance
VGS = 5 V; ID = 25 A; Tj = 175 °C;
see Figure 12; see Figure 13
VGS = 10 V; ID = 25 A; Tj = 25 °C
VGS = 4.5 V; ID = 25 A; Tj = 25 °C
-
-
-
4.8
-
5.8
6.7
6.3
mΩ
mΩ
mΩ
VGS = 5 V; ID = 25 A; Tj = 25 °C;
5.3
see Figure 12; see Figure 13
Dynamic characteristics
Ciss
Coss
Crss
input capacitance
VGS = 0 V; VDS = 25 V; f = 1 MHz;
Tj = 25 °C; see Figure 14
-
-
-
6500 8600 pF
1000 1200 pF
output capacitance
reverse transfer
capacitance
650
850
pF
td(on)
tr
td(off)
tf
turn-on delay time
rise time
VDS = 30 V; RL = 1.2 Ω; VGS = 5 V;
RG(ext) = 10 Ω; Tj = 25 °C
-
-
-
-
-
45
-
-
-
-
-
ns
ns
ns
ns
nH
180
420
235
4.5
turn-off delay time
fall time
LD
internal drain
inductance
from drain lead 6 mm from package to
centre of die ; Tj = 25 °C
from upper edge of drain mounting base
to centre of die ; Tj = 25 °C
-
-
2.5
7.5
-
-
nH
nH
LS
internal source
inductance
from source lead to source bond pad ;
Tj = 25 °C
Source-drain diode
VSD
source-drain voltage
IS = 30 A; VGS = 0 V; Tj = 25 °C;
see Figure 15
-
0.85
1.2
V
trr
reverse recovery time IS = 20 A; dIS/dt = -100 A/µs;
-
-
80
-
-
ns
VGS = -10 V; VDS = 30 V; Tj = 25 °C
Qr
recovered charge
200
nC
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
6 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
03ne99
03ne98
400
8
6
I
D
5
10
(A)
7
R
(mΩ)
DSon
350
300
250
200
150
100
50
7
6
5
4
V
GS
(V) =
4
3
2.4
0
0
2
4
6
8
10
(V)
2
4
6
8
10
V
V
GS
(V)
DS
Fig 5. Output characteristics: drain current as a
function of drain-source voltage; typical values
Fig 6. Drain-source on-state resistance as a function
of gate-source voltage; typical values
03aa36
03ne96
10-1
ID
140
g
fs
(S)
120
(A)
10-2
10-3
100
80
60
40
20
0
min
typ
max
10-4
10-5
10-6
0
1
2
3
0
20
40
60
80
100
VGS (V)
I
(A)
D
Fig 7. Sub-threshold drain current as a function of
gate-source voltage
Fig 8. Forward transconductance as a function of
drain current; typical values
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
7 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
03ne97
03ne95
100
5
4
3
2
1
0
V
(V)
I
GS
D
(A)
80
V
DD
= 14 V
V
= 44 V
DD
60
40
20
T = 175 °C
T = 25 °C
j
j
0
0
0.5
1.0
1.5
2.0
2.5
3.0
(V)
3.5
0
20
40
60
80
100
Q (nC)
G
120
V
GS
Fig 9. Transfer characteristics: drain current as a
function of gate-source voltage; typical values
Fig 10. Gate-source voltage as a function of gate
charge; typical values
03aa33
03nf00
2.5
8
VGS(th)
(V)
R
(mΩ)
DSon
2
max
V
(V) = 3
GS
7
6
5
4
3.2
1.5
1
typ
3.4
3.6
4
min
5
0.5
0
-60
0
60
120
180
0
20
40
60
80
100
T ( C)
°
j
I (A)
D
Fig 11. Gate-source threshold voltage as a function of
junction temperature
Fig 12. Drain-source on-state resistance as a function
of drain current; typical values
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
8 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
03nf01
03ne89
18000
C (pF)
16000
2
a
Ciss
14000
12000
10000
8000
6000
4000
2000
0
1.5
Coss
Crss
1
0.5
0
−2
−1
2
-60
0
60
120
180
10
10
1
10
10
T ( C)
°
j
V
DS
(V)
Fig 13. Normalized drain-source on-state resistance
factor as a function of junction temperature
Fig 14. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values
03ne94
100
I
S
(A)
80
60
40
20
0
T = 175 °C
T = 25 °C
j
j
0
0.2
0.4
0.6
0.8
1.0
(V)
V
SD
Fig 15. Reverse diode current as a function of reverse diode voltage; typical values
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
9 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
7. Package outline
Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)
SOT404
A
A
E
1
mounting
base
D
1
D
H
D
2
L
p
1
3
c
b
e
e
Q
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
D
E
A
A
b
UNIT
c
D
e
L
H
Q
1
1
p
D
max.
4.50
4.10
1.40
1.27
0.85
0.60
0.64
0.46
1.60
1.20
10.30
9.70
2.90 15.80 2.60
2.10 14.80 2.20
mm
11
2.54
REFERENCES
JEDEC JEITA
EUROPEAN
PROJECTION
OUTLINE
VERSION
ISSUE DATE
IEC
05-02-11
06-03-16
SOT404
Fig 16. Package outline SOT404 (D2PAK)
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
10 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
8. Revision history
Table 7.
Revision history
Document ID
BUK9606-55A v.4
Modifications:
Release date Data sheet status Change notice Supersedes
20100531 Product data sheet BUK9506_9606_9E06_55A-03
-
• The format of this data sheet has been redesigned to comply with the new identity
guidelines of NXP Semiconductors.
• Legal texts have been adapted to the new company name where appropriate.
• Type number BUK9606-55A separated from data sheet
BUK9506_9606_9E06_55A-03.
BUK9506_9606_9E06_55A-03 20010723
(9397 750 08416)
Product data sheet
-
-
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
11 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
9. Legal information
9.1 Data sheet status
Document status[1][2]
Product status[3]
Definition
Objective [short] data sheet
Development
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term 'short data sheet' is explained in section "Definitions".
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product
status information is available on the Internet at URL http://www.nxp.com.
Suitability for use in automotive applications — This NXP
9.2 Definitions
Semiconductors product has been qualified for use in automotive
applications. The product is not designed, authorized or warranted to be
suitable for use in medical, military, aircraft, space or life support equipment,
nor in applications where failure or malfunction of an NXP Semiconductors
product can reasonably be expected to result in personal injury, death or
severe property or environmental damage. NXP Semiconductors accepts no
liability for inclusion and/or use of NXP Semiconductors products in such
equipment or applications and therefore such inclusion and/or use is at the
customer’s own risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on a weakness or default in the
customer application/use or the application/use of customer’s third party
customer(s) (hereinafter both referred to as “Application”). It is customer’s
sole responsibility to check whether the NXP Semiconductors product is
suitable and fit for the Application planned. Customer has to do all necessary
testing for the Application in order to avoid a default of the Application and the
product. NXP Semiconductors does not accept any liability in this respect.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Limiting values — Stress above one or more limiting values (as defined in the
Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
9.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
12 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
Export control — This document as well as the item(s) described herein may
be subject to export control regulations. Export might require a prior
authorization from national authorities.
Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV,
FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE,
ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse,
QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET,
TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.
9.4 Trademarks
HD Radio and HD Radio logo — are trademarks of iBiquity Digital
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
Corporation.
10. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
BUK9606-55A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 31 May 2010
13 of 14
BUK9606-55A
NXP Semiconductors
N-channel TrenchMOS logic level FET
11. Contents
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1
1.1
1.2
1.3
1.4
General description . . . . . . . . . . . . . . . . . . . . . .1
Features and benefits. . . . . . . . . . . . . . . . . . . . .1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
Quick reference data . . . . . . . . . . . . . . . . . . . . .2
2
3
4
5
6
7
8
Pinning information. . . . . . . . . . . . . . . . . . . . . . .2
Ordering information. . . . . . . . . . . . . . . . . . . . . .2
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3
Thermal characteristics . . . . . . . . . . . . . . . . . . .5
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .6
Package outline . . . . . . . . . . . . . . . . . . . . . . . . .10
Revision history. . . . . . . . . . . . . . . . . . . . . . . . .11
9
Legal information. . . . . . . . . . . . . . . . . . . . . . . .12
Data sheet status . . . . . . . . . . . . . . . . . . . . . . .12
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .13
9.1
9.2
9.3
9.4
10
Contact information. . . . . . . . . . . . . . . . . . . . . .13
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2010.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 31 May 2010
Document identifier: BUK9606-55A
相关型号:
BUK9608-55A/T3
TRANSISTOR 125 A, 55 V, 0.0085 ohm, N-CHANNEL, Si, POWER, MOSFET, PLASTIC, D2PAK-3, FET General Purpose Power
NXP
©2020 ICPDF网 联系我们和版权申明