BUK962R8-30B,118_技术文档

BUK962R8-30B

AK

D2P

N-channel TrenchMOS logic level FET

Rev. 3 — 8 February 2011

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic

package using TrenchMOS technology. This product has been designed and qualified to

the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

AEC Q101 compliant

Suitable for logic level gate drive

sources

Low conduction losses due to low

on-state resistance

Suitable for thermally demanding

environments due to 175 °C rating

1.3 Applications

12 V loads

General purpose power switching

Motors, lamps and solenoids

Automotive systems

1.4 Quick reference data

Table 1.

Symbol

V_DS

Quick reference data

Parameter

Conditions

Min Typ Max Unit

drain-source

voltage

T_j≥ 25 °C; T_j≤ 175 °C

-

30

V

[1]

I_D

drain current

V_GS= 5 V; T_mb= 25 °C;

75

A

see Figure 3; see Figure 1

P_tot

total power

dissipation

T_mb= 25 °C; see Figure 2

300

W

Static characteristics

R_DSondrain-source

V_GS= 10 V; I_D= 25 A;

T_j= 25 °C

-

2

2.4

2.8

mΩ

on-state

resistance

V_GS= 5 V; I_D= 25 A;

T_j= 25 °C; see Figure 11;

see Figure 12

2.4

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

Table 1.

Symbol

Avalanche ruggedness

Quick reference data …continued

Parameter Conditions

Min Typ Max Unit

E_DS(AL)S

non-repetitive

drain-source

I_D= 75 A; V_sup≤ 30 V;

R_GS= 50 Ω; V_GS= 5 V;

-

2.3

J

avalanche energy T_j(init)= 25 °C; unclamped

Dynamic characteristics

Q_GDgate-drain charge V_GS= 5 V; I_D= 25 A;

_DS= 24 V; T_j= 25 °C;

see Figure 13

-

35

-

nC

V

[1] Continuous current is limited by package.

2. Pinning information

Table 2.

Pinning information

Symbol Description

1

Simplified outline

Graphic symbol

G

D

S

D

gate

drain^[1]

mb

D

S

2

3

source

G

mb

mounting base; connected to

drain

mbb076

2

1

3

SOT404 (D2PAK)

[1] It is not possible to make a connection to pin 2.

3. Ordering information

Table 3.

Ordering information

Type number

Package

Name

Description

Version

BUK962R8-30B

D2PAK

plastic single-ended surface-mounted package (D2PAK); 3 leads SOT404

(one lead cropped)

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

2 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

4. Limiting values

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

V_DS

Parameter

Conditions

Min

Max

30

Unit

V

drain-source voltage

drain-gate voltage

gate-source voltage

drain current

T_j≥ 25 °C; T_j≤ 175 °C

R_GS= 20 kΩ

-

V_DGR

V_GS

-

30

V

-15

15

V

[1]

[2]

I_D

T_mb= 25 °C; V_GS= 5 V; see Figure 3;

see Figure 1

-

237

75

A

T_mb= 100 °C; V_GS= 5 V; see Figure 1

75

A

I_DM

peak drain current

T_mb= 25 °C; pulsed; t_p≤ 10 µs;

950

A

see Figure 3

P_tot

T_stg

T_j

total power dissipation

storage temperature

junction temperature

T_mb= 25 °C; see Figure 2

-

300

175

W

-55

°C

Source-drain diode

[3]

[1]

I_S

source current

T_mb= 25 °C

-

75

A

237

950

I_SM

peak source current

pulsed; t_p≤ 10 µs; T_mb= 25 °C

Avalanche ruggedness

E_DS(AL)Snon-repetitive drain-source

avalanche energy

I_D= 75 A; V_sup≤ 30 V; R_GS= 50 Ω;

V_GS= 5 V; T_j(init)= 25 °C; unclamped

-

2.3

J

[1] Current is limited by power dissipation chip rating.

[2] Continuous current is limited by package.

[3] Continuous current is limited by package.

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

3 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

03na19

03ng51

120

250

I

D

(A)

P

der

(%)

200

80

150

100

50

40

Capped at 75 A due to package

0

50

100

150

200

0

50

100

150

200

T

mb

(°C)

T

mb

(°C)

Fig 1. Normalized continuous drain current as a

function of mounting base temperature

Fig 2. Normalized total power dissipation as a

function of mounting base temperature

03ng27

4

10

I

D

(A)

3

2

Limit R

= V /I

DS D

DSon

10

t

= 10 μs

p

100 μs

10

1 ms

Capped at 75 A due to package

10 ms

DC

100 ms

10

1

10

−1

2

1

10

V

DS

(V)

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

4 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

5. Thermal characteristics

Table 5.

Symbol

R_th(j-mb)

Thermal characteristics

Parameter

Conditions

Min

Typ

Max

Unit

thermal resistance from

junction to mounting base

see Figure 4

-

0.5

K/W

R_th(j-a)

thermal resistance from

junction to ambient

mounted on a printed-circuit

board; minimum footprint

-

50

-

K/W

03ng28

1

Z

th(j-mb)

(K/W)

δ = 0.5

−1

0.2

10

0.1

0.05

t

0.02

p

P

δ =

−2

−3

T

Single Shot

t

p

T

−6

−5

−4

−3

−2

−1

10

1

t

p

(s)

Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

5 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

6. Characteristics

Table 6.

Symbol

Characteristics

Parameter

Conditions

Min

Typ

Max

Unit

Static characteristics

V_(BR)DSSdrain-source

breakdown voltage

I_D= 0.25 mA; V_GS= 0 V; T_j= 25 °C

I_D= 0.25 mA; V_GS= 0 V; T_j= -55 °C

30

27

1.1

-

V

-

V_GS(th)

gate-source threshold I_D= 1 mA; V_DS= V_GS; T_j= 25 °C;

1.5

2

voltage

see Figure 10

I_D= 1 mA; V_DS= V_GS; T_j= 175 °C;

see Figure 10

0.5

-

V

I_D= 1 mA; V_DS= V_GS; T_j= -55 °C;

see Figure 10

2.3

I_DSS

drain leakage current

gate leakage current

V_DS= 30 V; V_GS= 0 V; T_j= 25 °C

V_DS= 30 V; V_GS= 0 V; T_j= 175 °C

V_GS= 15 V; V_DS= 0 V; T_j= 25 °C

V_GS= -15 V; V_DS= 0 V; T_j= 25 °C

-

0.02

1

µA

nA

mΩ

-

500

100

5.3

I_GSS

2

-

R_DSon

drain-source on-state

resistance

V_GS= 5 V; I_D= 25 A; T_j= 175 °C;

see Figure 11; see Figure 12

V_GS= 10 V; I_D= 25 A; T_j= 25 °C

V_GS= 4.5 V; I_D= 25 A; T_j= 25 °C

-

2

2.4

3

mΩ

-

V_GS= 5 V; I_D= 25 A; T_j= 25 °C;

2.4

2.8

see Figure 11; see Figure 12

Dynamic characteristics

Q_G(tot)

Q_GS

Q_GD

C_iss

total gate charge

I_D= 25 A; V_DS= 24 V; V_GS= 5 V;

T_j= 25 °C; see Figure 13

-

89

22

35

-

nC

gate-source charge

gate-drain charge

input capacitance

output capacitance

V_GS= 0 V; V_DS= 25 V; f = 1 MHz;

T_j= 25 °C; see Figure 14

7640 10185 pF

1600 1920 pF

C_oss

C_rss

reverse transfer

capacitance

735

1006 pF

t_d(on)

t_r

t_d(off)

t_f

turn-on delay time

rise time

V_DS= 30 V; R_L= 1.2 Ω; V_GS= 5 V;

R_G(ext)= 10 Ω; T_j= 25 °C

-

71

-

ns

nH

222

260

195

2.5

turn-off delay time

fall time

L_D

internal drain

inductance

from upper edge of drain mounting base

to centre of die; T_j= 25 °C

from drain lead 6 mm from package to

centre of die; T_j= 25 °C

-

4.5

7.5

-

nH

L_S

internal source

inductance

from source lead to source bond pad;

T_j= 25 °C

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

6 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

Table 6.

Symbol

Characteristics …continued

Parameter

Conditions

Min

Typ

Max

Unit

Source-drain diode

V_SD

source-drain voltage

I_S= 40 A; V_GS= 0 V; T_j= 25 °C;

see Figure 15

-

0.85

1.2

V

t_rr

reverse recovery time I_S= 20 A; dI_S/dt = -100 A/µs;

-

109

171

-

ns

V_GS= -10 V; V_DS= 20 V; T_j= 25 °C

Q_r

recovered charge

nC

03ng24

03ng23

300

5

I

5

D

4

10

(A)

R

(mΩ)

DSon

V

GS

= 3.8 V

3.6

250

200

150

100

50

4

3

2

3.4

3.2

3

2.8

2.6

2.4

0

2

4

6

8

10

(V)

0

5

10

15

V

GS

(V)

V

DS

Fig 5. Output characteristics: drain current as a

function of drain-source voltage; typical values

Fig 6. Drain-source on-state resistance as a function

of gate-source voltage; typical values

03ng53

03ng21

−1

10

150

g

(S)

fs

I

D

(A)

125

100

75

50

25

0

−2

−3

−4

−5

−6

10

min

typ

max

10

0

20

40

60

80

0

1

2

3

I

D

(A)

V

GS

(V)

Fig 7. Sub-threshold drain current as a function of

gate-source voltage

Fig 8. Forward transconductance as a function of

drain current; typical values

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

7 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

03ng22

03ng52

2.5

100

I

V

GS(th)

(V)

D

(A)

2.0

1.5

1.0

0.5

0

80

max

60

40

typ

min

T = 175 °C

T = 25 °C

j

20

0

1

2

3

4

−60

0

60

120

180

V

(V)

T (°C)

j

GS

Fig 9. Transfer characteristics: drain current as a

function of gate-source voltage; typical values

Fig 10. Gate-source threshold voltage as a function of

junction temperature

03ng25

03aa27

2

6

3.8

3.4

3.6

3

3.2

R

(mΩ)

DSon

a

5

4

3

2

1.5

4

1

0.5

0

V

= 5 V

GS

10

0

50

100

150

200

250

300

(A)

−60

0

60

120

180

T ( C)

°

j

I

D

Fig 11. Drain-source on-state resistance as a function

of drain current; typical values

Fig 12. Normalized drain-source on-state resistance

factor as a function of junction temperature

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

8 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

03ng20

03ng26

5

14000

C

V

(V)

GS

(pF)

12000

V

DD

= 14 V

4

3

2

C

iss

10000

8000

6000

4000

2000

0

V

DD

= 24 V

oss

C

rss

1

0

−1

2

0

20

40

60

80

100

(nC)

10

1

10

V

(V)

Q

G

DS

Fig 13. Gate-source voltage as a function of turn-on

gate charge; typical values

Fig 14. Input, output and reverse transfer capacitances

as a function of drain-source voltage; typical

values

03ng19

100

I

S

(A)

80

60

40

20

0

T = 175 °C

j

T = 25 °C

j

0.0

0.2

0.4

0.6

0.8

1.0

(V)

V

SD

Fig 15. Reverse diode current as a function of reverse diode voltage; typical values

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

9 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

7. Package outline

Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)

SOT404

A

E

1

mounting

base

D

1

D

H

D

2

L

p

1

3

c

b

e

Q

0

2.5

5 mm

scale

DIMENSIONS (mm are the original dimensions)

D

E

A

b

UNIT

c

D

e

L

H

Q

1

p

D

max.

4.50

4.10

1.40

1.27

0.85

0.60

0.64

0.46

1.60

1.20

10.30

9.70

2.90 15.80 2.60

2.10 14.80 2.20

mm

11

2.54

REFERENCES

JEDEC JEITA

EUROPEAN

PROJECTION

OUTLINE

VERSION

ISSUE DATE

IEC

05-02-11

06-03-16

SOT404

Fig 16. Package outline SOT404 (D2PAK)

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

10 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

8. Revision history

Table 7.

Revision history

Document ID

Release date

Data sheet status

Change notice Supersedes

BUK962R8-30B v.3

Modifications:

20110208

Product data sheet

-

BUK95_962R8_30B v.2

• The format of this data sheet has been redesigned to comply with the new identity

guidelines of NXP Semiconductors.

• Legal texts have been adapted to the new company name where appropriate.

• Type number BUK962R8-30B separated from data sheet BUK95_962R8_30B v.2.

BUK95_962R8_30B v.2

(9397 750 10273)

20021014

Product data

-

BUK95_962R8_30B v.1

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

11 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

9. Legal information

9.1 Data sheet status

Document status^[1][2]

Product status^[3]

Definition

Objective [short] data sheet

Development

This document contains data from the objective specification for product development.

This document contains data from the preliminary specification.

This document contains the product specification.

Preliminary [short] data sheet Qualification

Product [short] data sheet Production

[1]

[2]

[3]

Please consult the most recently issued document before initiating or completing a design.

The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product

status information is available on the Internet at URL http://www.nxp.com.

Suitability for use in automotive applications — This NXP

9.2 Definitions

Semiconductors product has been qualified for use in automotive

applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment,

nor in applications where failure or malfunction of an NXP Semiconductors

product can reasonably be expected to result in personal injury, death or

severe property or environmental damage. NXP Semiconductors accepts no

liability for inclusion and/or use of NXP Semiconductors products in such

equipment or applications and therefore such inclusion and/or use is at the

customer’s own risk.

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modifications or additions. NXP Semiconductors does not give any

representations or warranties as to the accuracy or completeness of

information included herein and shall have no liability for the consequences of

use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is intended

for quick reference only and should not be relied upon to contain detailed and

full information. For detailed and full information see the relevant full data

sheet, which is available on request via the local NXP Semiconductors sales

office. In case of any inconsistency or conflict with the short data sheet, the

full data sheet shall prevail.

Quick reference data — The Quick reference data is an extract of the

product data given in the Limiting values and Characteristics sections of this

document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. NXP Semiconductors makes no

representation or warranty that such applications will be suitable for the

specified use without further testing or modification.

Product specification — The information and data provided in a Product

data sheet shall define the specification of the product as agreed between

NXP Semiconductors and its customer, unless NXP Semiconductors and

customer have explicitly agreed otherwise in writing. In no event however,

shall an agreement be valid in which the NXP Semiconductors product is

deemed to offer functions and qualities beyond those described in the

Product data sheet.

Customers are responsible for the design and operation of their applications

and products using NXP Semiconductors products, and NXP Semiconductors

accepts no liability for any assistance with applications or customer product

design. It is customer’s sole responsibility to determine whether the NXP

Semiconductors product is suitable and fit for the customer’s applications and

products planned, as well as for the planned application and use of

customer’s third party customer(s). Customers should provide appropriate

design and operating safeguards to minimize the risks associated with their

applications and products.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to

be accurate and reliable. However, NXP Semiconductors does not give any

representations or warranties, expressed or implied, as to the accuracy or

completeness of such information and shall have no liability for the

consequences of use of such information.

NXP Semiconductors does not accept any liability related to any default,

damage, costs or problem which is based on any weakness or default in the

customer’s applications or products, or the application or use by customer’s

third party customer(s). Customer is responsible for doing all necessary

testing for the customer’s applications and products using NXP

Semiconductors products in order to avoid a default of the applications and

the products or of the application or use by customer’s third party

customer(s). NXP does not accept any liability in this respect.

In no event shall NXP Semiconductors be liable for any indirect, incidental,

punitive, special or consequential damages (including - without limitation - lost

profits, lost savings, business interruption, costs related to the removal or

replacement of any products or rework charges) whether or not such

damages are based on tort (including negligence), warranty, breach of

contract or any other legal theory.

Limiting values — Stress above one or more limiting values (as defined in

the Absolute Maximum Ratings System of IEC 60134) will cause permanent

damage to the device. Limiting values are stress ratings only and (proper)

operation of the device at these or any other conditions above those given in

the Recommended operating conditions section (if present) or the

Characteristics sections of this document is not warranted. Constant or

repeated exposure to limiting values will permanently and irreversibly affect

the quality and reliability of the device.

Notwithstanding any damages that customer might incur for any reason

whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards

customer for the products described herein shall be limited in accordance

with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make

changes to information published in this document, including without

limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior

to the publication hereof.

Terms and conditions of commercial sale — NXP Semiconductors

products are sold subject to the general terms and conditions of commercial

sale, as published at http://www.nxp.com/profile/terms, unless otherwise

agreed in a valid written individual agreement. In case an individual

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

12 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

agreement is concluded only the terms and conditions of the respective

agreement shall apply. NXP Semiconductors hereby expressly objects to

applying the customer’s general terms and conditions with regard to the

purchase of NXP Semiconductors products by customer.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks

are the property of their respective owners.

No offer to sell or license — Nothing in this document may be interpreted or

construed as an offer to sell products that is open for acceptance or the grant,

conveyance or implication of any license under any copyrights, patents or

other industrial or intellectual property rights.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV,

FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE,

ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse,

QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET,

TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

Export control — This document as well as the item(s) described herein may

be subject to export control regulations. Export might require a prior

authorization from national authorities.

HD Radio and HD Radio logo — are trademarks of iBiquity Digital

Corporation.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

BUK962R8-30B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 February 2011

13 of 14

BUK962R8-30B

NXP Semiconductors

N-channel TrenchMOS logic level FET

11. Contents

1

Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1

1.1

1.2

1.3

1.4

General description . . . . . . . . . . . . . . . . . . . . . .1

Features and benefits. . . . . . . . . . . . . . . . . . . . .1

Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1

Quick reference data . . . . . . . . . . . . . . . . . . . . .1

2

3

4

5

6

7

8

Pinning information. . . . . . . . . . . . . . . . . . . . . . .2

Ordering information. . . . . . . . . . . . . . . . . . . . . .2

Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3

Thermal characteristics . . . . . . . . . . . . . . . . . . .5

Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .6

Package outline . . . . . . . . . . . . . . . . . . . . . . . . .10

Revision history. . . . . . . . . . . . . . . . . . . . . . . . .11

9

Legal information. . . . . . . . . . . . . . . . . . . . . . . .12

Data sheet status . . . . . . . . . . . . . . . . . . . . . . .12

Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .12

Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . .12

Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .13

9.1

9.2

9.3

9.4

10

Contact information. . . . . . . . . . . . . . . . . . . . . .13

Please be aware that important notices concerning this document and the product(s)

described herein, have been included in section ‘Legal information’.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 February 2011

Document identifier: BUK962R8-30B


型号：	BUK962R8-30B,118
厂家：	NXP
描述：	N-channel TrenchMOS logic level FET D2PAK 3-Pin 开关脉冲晶体管
文件：	总14页 (文件大小：211K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

BUK962R8-30B,118 [NXP]

相关型号：

BUK962R8-60E

BUK962R8-60E,118

BUK9635-100A

BUK9635-100A/T3

BUK9635-55

BUK9635-55,118

BUK9635-55-T

BUK9635-55/T3

BUK9635-55A

BUK9635-55A

BUK9635-55A,118

BUK9635-55T/R