NX3L1G384GM,115 [NXP]

NX3L1G384 - Low-ohmic single-pole single-throw analog switch SON 6-Pin;
NX3L1G384GM,115
型号: NX3L1G384GM,115
厂家: NXP    NXP
描述:

NX3L1G384 - Low-ohmic single-pole single-throw analog switch SON 6-Pin

光电二极管
文件: 总17页 (文件大小:129K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
NX3L1G384  
Low-ohmic single-pole single-throw analog switch  
Rev. 03 — 17 August 2009  
Product data sheet  
1. General description  
The NX3L1G384 provides one single pole single-throw analog switch function. It has two  
input/output terminals (Yand Z) and an active LOW enable input pin (E). When E is HIGH,  
the analog switch is turned off.  
Schmitt trigger action at the enable input (E) makes the circuit tolerant to slower input rise  
and fall times across the entire VCC range from 1.4 V to 4.3 V.  
The NX3L1G384 allows signals with amplitude up to VCC to be transmitted from Y to Z; or  
from Z to Y. Its low ON resistance (0.5 ) and flatness (0.13 ) ensures minimal  
attenuation and distortion of transmitted signals.  
2. Features  
I Wide supply voltage range from 1.4 V to 4.3 V  
I Very low ON resistance (peak):  
N 1.6 (typical) at VCC = 1.4 V  
N 1.0 (typical) at VCC = 1.65 V  
N 0.55 (typical) at VCC = 2.3 V  
N 0.50 (typical) at VCC = 2.7 V  
N 0.50 (typical) at VCC = 4.3 V  
I High noise immunity  
I ESD protection:  
N HBM JESD22-A114E Class 3A exceeds 7500 V  
N MM JESD22-A115-A exceeds 200 V  
N CDM AEC-Q100-011 revision B exceeds 1000 V  
I CMOS low-power consumption  
I Latch-up performance exceeds 100 mA per JESD 78 Class II Level A  
I Direct interface with TTL levels at 3.0 V  
I Control input accepts voltages above supply voltage  
I High current handling capability (350 mA continuous current under 3.3 V supply)  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
3. Applications  
I Cell phone  
I PDA  
I Portable media player  
 
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
4. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
NX3L1G384GW  
NX3L1G384GM  
40 °C to +125 °C  
TSSOP5 plastic thin shrink small outline package; 5 leads;  
body width 1.25 mm  
SOT353-1  
40 °C to +125 °C  
XSON6 plastic extremely thin small outline package; no leads; SOT886  
6 terminals; body 1 × 1.45 × 0.5 mm  
5. Marking  
Table 2.  
Marking codes[1]  
Type number  
NX3L1G384GW  
NX3L1G384GM  
Marking code  
ML  
ML  
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.  
6. Functional diagram  
Y
Z
E
Z
Y
E
001aag476  
001aai598  
Fig 1. Logic symbol  
Fig 2. Logic diagram  
7. Pinning information  
7.1 Pinning  
NX3L1G384  
NX3L1G384  
Y
Z
1
2
3
6
5
4
V
CC  
1
2
3
5
4
Y
Z
V
E
CC  
n.c.  
E
GND  
GND  
001aai610  
Transparent top view  
001aai609  
Fig 3. Pin configuration SOT353-1 (TSSOP5)  
Fig 4. Pin configuration SOT886 (XSON6)  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
2 of 17  
 
 
 
 
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
7.2 Pin description  
Table 3.  
Symbol  
Pin description  
Pin  
Description  
SOT353-1  
SOT886  
Y
1
2
3
4
-
1
2
3
4
5
6
independent input or output  
independent output or input  
ground (0 V)  
Z
GND  
E
enable input (active LOW)  
not connected  
n.c.  
VCC  
5
supply voltage  
8. Functional description  
Table 4.  
Function table[1]  
Input E  
Switch  
L
ON-state  
OFF-state  
H
[1] H = HIGH voltage level; L = LOW voltage level.  
9. Limiting values  
Table 5.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol  
VCC  
VI  
Parameter  
Conditions  
enable input E  
VI < 0.5 V  
Min  
0.5  
0.5  
0.5  
50  
-
Max  
+4.6  
+4.6  
Unit  
V
supply voltage  
input voltage  
[1]  
[2]  
V
VSW  
IIK  
switch voltage  
input clamping current  
VCC + 0.5 V  
-
mA  
ISK  
switch clamping current VI < 0.5 V or VI > VCC + 0.5 V  
±50  
±350  
mA  
mA  
ISW  
switch current  
VSW > 0.5 V or VSW < VCC + 0.5 V;  
-
source or sink current  
VSW > 0.5 V or VSW < VCC + 0.5 V;  
pulsed at 1 ms duration, < 10 % duty cycle;  
peak current  
-
±500  
mA  
Tstg  
Ptot  
storage temperature  
total power dissipation  
65  
+150  
250  
°C  
[3]  
Tamb = 40 °C to +125 °C  
-
mW  
[1] The minimum input voltage rating may be exceeded if the input current rating is observed.  
[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed but may not  
exceed 4.6 V.  
[3] For TSSOP5 package: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.  
For XSON6 package: above 118 °C the value of Ptot derates linearly with 7.8 mW/K.  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
3 of 17  
 
 
 
 
 
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
10. Recommended operating conditions  
Table 6.  
Recommended operating conditions  
Symbol Parameter  
Conditions  
Min  
1.4  
0
Max  
4.3  
Unit  
V
VCC  
VI  
supply voltage  
input voltage  
enable input E  
4.3  
V
[1]  
[2]  
VSW  
Tamb  
t/V  
switch voltage  
0
VCC  
+125  
200  
V
ambient temperature  
input transition rise and fall rate  
40  
-
°C  
ns/V  
VCC = 1.4 V to 4.3 V  
[1] To avoid sinking GND current from of terminal Z when switch current flows in terminal Y, the voltage drop across the bidirectional switch  
must not exceed 0.4 V. If the switch current flows into terminal Z, no GND current will flow from terminal Y. In this case, there is no limit  
for the voltage drop across the switch.  
[2] Applies to control signal levels.  
11. Static characteristics  
Table 7.  
Static characteristics  
At recommended operating conditions; voltages are referenced to GND (ground 0 V).  
Symbol Parameter  
Conditions  
Tamb = 25 °C  
Tamb = 40 °C to +125 °C Unit  
Min  
Typ  
Max  
Min  
Max  
Max  
(85 °C) (125 °C)  
VIH  
HIGH-level  
input voltage  
VCC = 1.4 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 3.6 V to 4.3 V  
VCC = 1.4 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 3.6 V to 4.3 V  
0.65VCC  
-
-
-
-
-
-
-
-
-
-
0.65VCC  
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
µA  
1.7  
-
1.7  
2.0  
-
2.0  
0.7VCC  
-
0.35VCC  
0.7  
0.7VCC  
VIL  
LOW-level  
input voltage  
-
-
-
-
-
-
-
-
-
-
0.35VCC 0.35VCC  
0.7  
0.8  
0.7  
0.8  
0.8  
0.3VCC  
-
0.3VCC 0.3VCC  
II  
input leakage enable input E;  
±0.5  
±1  
current  
VI = GND to 4.3 V;  
CC = 1.4 V to 4.3 V  
V
IS(OFF)  
OFF-state  
leakage  
current  
Y port; see Figure 5  
VCC = 1.4 V to 3.6 V  
VCC = 3.6 V to 4.3 V  
Z port; see Figure 6  
VCC = 1.4 V to 3.6 V  
VCC = 3.6 V to 4.3 V  
-
-
-
-
±5  
-
-
±50  
±50  
±500 nA  
±500 nA  
±10  
IS(ON)  
ON-state  
leakage  
current  
-
-
-
-
±5  
-
-
±50  
±50  
±500 nA  
±500 nA  
±10  
ICC  
supply current VI = VCC or GND;  
VSW = GND or VCC  
VCC = 3.6 V  
-
-
-
-
100  
150  
-
-
690  
800  
6000 nA  
7000 nA  
VCC = 4.3 V  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
4 of 17  
 
 
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
Table 7.  
Static characteristics …continued  
At recommended operating conditions; voltages are referenced to GND (ground 0 V).  
Symbol Parameter  
Conditions  
Tamb = 25 °C  
Tamb = 40 °C to +125 °C Unit  
Min  
Typ  
Max  
Min  
Max  
Max  
(85 °C) (125 °C)  
CI  
input  
capacitance  
-
-
-
1.0  
35  
-
-
-
-
-
-
-
-
-
-
-
-
pF  
pF  
pF  
CS(OFF) OFF-state  
capacitance  
CS(ON)  
ON-state  
110  
capacitance  
11.1 Test circuits  
V
V
CC  
CC  
E
Z
E
Z
V
V
IL  
IH  
Y
Y
I
I
S
S
GND  
GND  
V
V
V
V
O
I
O
I
001aag479  
001aag480  
VI = 0.3 V or VCC 0.3 V; VO = VCC 0.3 V or 0.3 V.  
VI = 0.3 V or VCC 0.3 V; VO = open circuit.  
Fig 5. Test circuit for measuring OFF-state leakage  
current  
Fig 6. Test circuit for measuring ON-state leakage  
current  
11.2 ON resistance  
Table 8.  
ON resistance  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 8 to Figure 14.  
Symbol Parameter Conditions Tamb = 40 °C to +85 °C Tamb = 40 °C to +125 °C Unit  
Min  
Typ[1]  
Max  
Min  
Max  
RON(peak) ON resistance VI = GND to VCC  
;
(peak)  
I
SW = 100 mA; see Figure 7  
VCC = 1.4 V  
-
-
-
-
-
1.6  
1.0  
3.7  
1.6  
-
-
-
-
-
4.1  
1.7  
0.9  
0.9  
0.9  
VCC = 1.65 V  
VCC = 2.3 V  
0.55  
0.5  
0.8  
VCC = 2.7 V  
0.75  
0.75  
VCC = 4.3 V  
0.5  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
5 of 17  
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
Table 8.  
ON resistance …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 8 to Figure 14.  
Symbol Parameter Conditions Tamb = 40 °C to +85 °C Tamb = 40 °C to +125 °C Unit  
Min  
Typ[1]  
Max  
Min  
Max  
[2]  
RON(flat)  
ON resistance VI = GND to VCC;  
(flatness)  
I
SW = 100 mA  
VCC = 1.4 V  
VCC = 1.65 V  
VCC = 2.3 V  
VCC = 2.7 V  
VCC = 4.3 V  
-
-
-
-
-
1.0  
0.5  
3.3  
1.2  
0.3  
0.3  
0.4  
-
-
-
-
-
3.6  
1.3  
0.15  
0.13  
0.2  
0.35  
0.35  
0.45  
[1] Typical values are measured at Tamb = 25 °C.  
[2] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical VCC and  
temperature.  
11.3 ON resistance test circuit and graphs  
001aag564  
1.6  
R
ON  
()  
1.2  
V
SW  
V
(1)  
0.8  
0.4  
0
V
CC  
(2)  
(3)  
E
Z
V
IL  
(4)  
(5)  
(6)  
Y
GND  
V
I
SW  
l
0
1
2
3
4
5
V (V)  
I
001aai599  
RON = VSW / ISW  
.
(1) VCC = 1.5 V.  
(2) VCC = 1.8 V.  
(3) VCC = 2.5 V.  
(4) VCC = 2.7 V.  
(5) VCC = 3.3 V.  
(6) VCC = 4.3 V.  
Measured at Tamb = 25 °C.  
Fig 7. Test circuit for measuring ON resistance  
Fig 8. Typical ON resistance as a function of input  
voltage  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
6 of 17  
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
001aag565  
001aag564  
1.6  
1.6  
R
ON  
R
ON  
()  
()  
1.2  
1.2  
(1)  
(2)  
(3)  
(4)  
(1)  
0.8  
0.4  
0
0.8  
0.4  
0
(2)  
(3)  
(4)  
(5)  
(6)  
0
1
2
3
0
1
2
3
4
5
V (V)  
I
V (V)  
I
(1) Tamb = 125 °C.  
(2) Tamb = 85 °C.  
(3) Tamb = 25 °C.  
(4) Tamb = 40 °C.  
(1) Tamb = 125 °C.  
(2) Tamb = 85 °C.  
(3) Tamb = 25 °C.  
(4) Tamb = 40 °C.  
Fig 9. ON resistance as a function of input voltage;  
Fig 10. ON resistance as a function of input voltage;  
VCC = 1.8 V  
VCC = 1.5 V  
001aag567  
001aag568  
1.0  
1.0  
R
ON  
R
ON  
()  
()  
0.8  
0.8  
0.6  
0.4  
0.2  
0
0.6  
0.4  
0.2  
0
(1)  
(2)  
(3)  
(4)  
(1)  
(2)  
(3)  
(4)  
0
1
2
3
0
1
2
3
V (V)  
V (V)  
I
I
(1) Tamb = 125 °C.  
(2) Tamb = 85 °C.  
(3) Tamb = 25 °C.  
(4) Tamb = 40 °C.  
(1) Tamb = 125 °C.  
(2) Tamb = 85 °C.  
(3) Tamb = 25 °C.  
(4) Tamb = 40 °C.  
Fig 11. ON resistance as a function of input voltage;  
CC = 2.5 V  
Fig 12. ON resistance as a function of input voltage;  
VCC = 2.7 V  
V
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
7 of 17  
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
001aag569  
001aaj896  
1.0  
1.0  
R
ON  
R
ON  
()  
()  
0.8  
0.8  
(1)  
(2)  
(3)  
(4)  
0.6  
0.4  
0.2  
0
0.6  
0.4  
0.2  
0
(1)  
(2)  
(3)  
(4)  
0
1
2
3
4
0
1
2
3
4
5
V (V)  
I
V (V)  
I
(1) Tamb = 125 °C.  
(2) Tamb = 85 °C.  
(3) Tamb = 25 °C.  
(4) Tamb = 40 °C.  
(1) Tamb = 125 °C.  
(2) Tamb = 85 °C.  
(3) Tamb = 25 °C.  
(4) Tamb = 40 °C.  
Fig 13. ON resistance as a function of input voltage;  
CC = 3.3 V  
Fig 14. ON resistance as a function of input voltage;  
VCC = 4.3 V  
V
12. Dynamic characteristics  
Table 9.  
Dynamic characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see Figure 16.  
Symbol Parameter  
Conditions  
Tamb = 25 °C  
Tamb = 40 °C to +125 °C Unit  
Min  
Typ[1]  
Max  
Min  
Max  
Max  
(85 °C) (125 °C)  
ten  
enable time  
E to Z or Y; see Figure 15  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 3.6 V to 4.3 V  
E to Z or Y; see Figure 15  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 3.6 V to 4.3 V  
-
-
-
-
-
27  
22  
17  
14  
14  
41  
35  
26  
24  
24  
-
-
-
-
-
44  
37  
28  
25  
25  
48  
40  
31  
27  
27  
ns  
ns  
ns  
ns  
ns  
tdis  
disable time  
-
-
-
-
-
9
7
4
4
4
17  
13  
8
-
-
-
-
-
19  
14  
9
21  
15  
10  
9
ns  
ns  
ns  
ns  
ns  
7
8
7
8
9
[1] Typical values are measured at Tamb = 25 °C and VCC = 1.5 V, 1.8 V, 2.5 V, 3.3 V and 4.3 V respectively.  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
8 of 17  
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
12.1 Waveform and test circuits  
V
I
V
V
M
E input  
M
GND  
t
t
dis  
en  
V
OH  
Y or Z output  
LOW to OFF  
OFF to LOW  
V
V
X
X
GND  
switch  
switch  
switch  
disabled  
enabled  
disabled  
001aai600  
Measurement points are given in Table 10.  
Logic level: VOH is the typical output voltage that occurs with the output load.  
Fig 15. Enable and disable times  
Table 10. Measurement points  
Supply voltage  
VCC  
Input  
VM  
Output  
VX  
1.4 V to 4.3 V  
0.5VCC  
0.9VOH  
V
CC  
E
Y/Z  
Z/Y  
G
V
= 1.5 V  
R
L
C
L
EXT  
V
I
V V  
O
001aai601  
Test data is given in Table 11.  
Definitions test circuit:  
RL = load resistance.  
CL = load capacitance including jig and probe capacitance.  
VEXT = external voltage for measuring switching times.  
Fig 16. Load circuit for switching times  
Table 11. Test data  
Supply voltage  
VCC  
Input  
VI  
Load  
CL  
tr, tf  
RL  
1.4 V to 4.3 V  
VCC  
2.5 ns  
35 pF  
50 Ω  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
9 of 17  
 
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
12.2 Additional dynamic characteristics  
Table 12. Additional dynamic characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); VI = GND or VCC (unless otherwise  
specified); tr = tf 2.5 ns.  
Symbol Parameter  
Conditions  
Tamb = 25 °C  
Unit  
Min  
Typ  
Max  
[1]  
THD  
total harmonic  
distortion  
fi = 20 Hz to 20 kHz; RL = 32 ; see Figure 17  
VCC = 1.4 V; VI = 1 V (p-p)  
VCC = 1.65 V; VI = 1.2 V (p-p)  
VCC = 2.3 V; VI = 1.5 V (p-p)  
VCC = 2.7 V; VI = 2 V (p-p)  
VCC = 4.3 V; VI = 2 V (p-p)  
RL = 50 ; see Figure 18  
-
-
-
-
-
0.15  
0.10  
0.02  
0.02  
0.02  
-
-
-
-
-
%
%
%
%
%
[1]  
[1]  
f(3dB)  
3 dB frequency  
response  
VCC = 1.4 V to 4.3 V  
-
-
60  
-
-
MHz  
dB  
αiso  
isolation (OFF-state)  
fi = 100 kHz; RL = 50 ; see Figure 19  
VCC = 1.4 V to 4.3 V  
90  
Vct  
crosstalk voltage  
between digital inputs and switch;  
fi = 1 MHz; CL = 50 pF; RL = 50 ; see Figure 20  
VCC = 1.4 V to 3.6 V  
-
-
0.2  
0.2  
-
-
V
V
VCC = 3.6 V to 4.3 V  
Qinj  
charge injection  
fi = 1 MHz; CL = 0.1 nF; RL = 1 M; Vgen = 0 V;  
R
gen = 0 ; see Figure 21  
VCC = 1.5 V  
-
-
-
-
-
3
3
3
3
6
-
-
-
-
-
pC  
pC  
pC  
pC  
pC  
VCC = 1.8 V  
VCC = 2.5 V  
VCC = 3.3 V  
VCC = 4.3 V  
[1] fi is biased at 0.5VCC  
.
12.3 Test circuits  
V
CC  
0.5V  
CC  
E
V
IL  
R
L
Y/Z  
Z/Y  
f
i
D
001aai602  
Fig 17. Test circuit for measuring total harmonic distortion  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
10 of 17  
 
 
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
V
CC  
0.5V  
CC  
E
V
IL  
R
L
Y/Z  
Z/Y  
f
i
dB  
001aai603  
Adjust fi voltage to obtain 0 dBm level at output. Increase fi frequency until dB meter reads 3 dB.  
Fig 18. Test circuit for measuring the frequency response when channel is in ON-state  
V
CC  
0.5V  
0.5V  
CC  
CC  
E
V
IH  
R
L
R
L
Y/Z  
Z/Y  
f
i
dB  
001aai604  
Adjust fi voltage to obtain 0 dBm level at input.  
Fig 19. Test circuit for measuring isolation (OFF-state)  
V
CC  
E
Y/Z  
Z/Y  
G
V
R
L
R
L
C
L
V
V
O
I
0.5V  
0.5V  
CC  
CC  
001aai605  
a. Test circuit  
logic  
input (E)  
off  
on  
off  
V
O
V
ct  
001aai606  
b. Input and output pulse definitions  
Fig 20. Test circuit for measuring crosstalk voltage between digital inputs and switch  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
11 of 17  
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
V
CC  
E
R
gen  
Y/Z  
Z/Y  
G
V
V
gen  
R
L
C
L
I
V
V
O
GND  
001aai607  
a. Test circuit  
logic  
input (E)  
off  
on  
off  
V
V
O
O
001aai608  
b. Input and output pulse definitions  
Definition: Qinj = VO × CL.  
VO = output voltage variation.  
Rgen = generator resistance.  
Vgen = generator voltage.  
Fig 21. Test circuit for measuring charge injection  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
12 of 17  
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
13. Package outline  
TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm  
SOT353-1  
D
E
A
X
c
y
H
v
M
A
E
Z
5
4
A
2
A
(A )  
3
A
1
θ
L
L
p
1
3
e
w M  
b
p
detail X  
e
1
0
1.5  
3 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(1)  
(1)  
A
A
A
b
c
D
E
e
e
1
H
L
L
p
UNIT  
v
w
y
Z
θ
1
2
3
p
E
max.  
0.1  
0
1.0  
0.8  
0.30  
0.15  
0.25  
0.08  
2.25  
1.85  
1.35  
1.15  
2.25  
2.0  
0.46  
0.21  
0.60  
0.15  
7°  
0°  
mm  
1.1  
0.65  
1.3  
0.15  
0.425  
0.3  
0.1  
0.1  
Note  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
00-09-01  
03-02-19  
SOT353-1  
MO-203  
SC-88A  
Fig 22. Package outline SOT353-1 (TSSOP5)  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
13 of 17  
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm  
SOT886  
b
1
2
3
4×  
(2)  
L
L
1
e
6
5
4
e
1
e
1
6×  
(2)  
A
A
1
D
E
terminal 1  
index area  
0
1
2 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
(1)  
A
A
1
UNIT  
b
D
E
e
e
L
L
1
1
max max  
0.25  
0.17  
1.5  
1.4  
1.05  
0.95  
0.35 0.40  
0.27 0.32  
mm  
0.5 0.04  
0.6  
0.5  
Notes  
1. Including plating thickness.  
2. Can be visible in some manufacturing processes.  
REFERENCES  
JEDEC JEITA  
OUTLINE  
VERSION  
EUROPEAN  
PROJECTION  
ISSUE DATE  
IEC  
04-07-15  
04-07-22  
SOT886  
MO-252  
Fig 23. Package outline SOT886 (XSON6)  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
14 of 17  
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
14. Abbreviations  
Table 13. Abbreviations  
Acronym  
CDM  
CMOS  
ESD  
Description  
Charged Device Model  
Complementary Metal Oxide Semiconductor  
ElectroStatic Discharge  
Human Body Model  
HBM  
MM  
Machine Model  
PDA  
Personal Digital Assistant  
Transistor-Transistor Logic  
TTL  
15. Revision history  
Table 14. Revision history  
Document ID  
NX3L1G384_3  
Modifications:  
NX3L1G384_2  
NX3L1G384_1  
Release date  
20090817  
Data sheet status  
Change notice  
Supersedes  
Product data sheet  
-
NX3L1G384_2  
Section 11.2 “ON resistance” for RON(flat) the VCC = 4.3 V values updated.  
20090406  
20080908  
Product data sheet  
Product data sheet  
-
-
NX3L1G384_1  
-
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
15 of 17  
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
16. Legal information  
16.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nxp.com.  
damage. NXP Semiconductors accepts no liability for inclusion and/or use of  
NXP Semiconductors products in such equipment or applications and  
therefore such inclusion and/or use is at the customer’s own risk.  
16.2 Definitions  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. NXP Semiconductors does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. NXP Semiconductors makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) may cause permanent  
damage to the device. Limiting values are stress ratings only and operation of  
the device at these or any other conditions above those given in the  
Characteristics sections of this document is not implied. Exposure to limiting  
values for extended periods may affect device reliability.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local NXP Semiconductors sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Terms and conditions of sale — NXP Semiconductors products are sold  
subject to the general terms and conditions of commercial sale, as published  
at http://www.nxp.com/profile/terms, including those pertaining to warranty,  
intellectual property rights infringement and limitation of liability, unless  
explicitly otherwise agreed to in writing by NXP Semiconductors. In case of  
any inconsistency or conflict between information in this document and such  
terms and conditions, the latter will prevail.  
16.3 Disclaimers  
General — Information in this document is believed to be accurate and  
reliable. However, NXP Semiconductors does not give any representations or  
warranties, expressed or implied, as to the accuracy or completeness of such  
information and shall have no liability for the consequences of use of such  
information.  
No offer to sell or license — Nothing in this document may be interpreted  
or construed as an offer to sell products that is open for acceptance or the  
grant, conveyance or implication of any license under any copyrights, patents  
or other industrial or intellectual property rights.  
Right to make changes — NXP Semiconductors reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from national authorities.  
Suitability for use — NXP Semiconductors products are not designed,  
authorized or warranted to be suitable for use in medical, military, aircraft,  
space or life support equipment, nor in applications where failure or  
malfunction of an NXP Semiconductors product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
16.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
17. Contact information  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
NX3L1G384_3  
© NXP B.V. 2009. All rights reserved.  
Product data sheet  
Rev. 03 — 17 August 2009  
16 of 17  
 
 
 
 
 
 
NX3L1G384  
NXP Semiconductors  
Low-ohmic single-pole single-throw analog switch  
18. Contents  
1
2
3
4
5
6
General description . . . . . . . . . . . . . . . . . . . . . . 1  
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 2  
Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
7
7.1  
7.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 2  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3  
8
Functional description . . . . . . . . . . . . . . . . . . . 3  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Recommended operating conditions. . . . . . . . 4  
9
10  
11  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 4  
Test circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . . 5  
ON resistance. . . . . . . . . . . . . . . . . . . . . . . . . . 5  
ON resistance test circuit and graphs. . . . . . . . 6  
11.1  
11.2  
11.3  
12  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 8  
Waveform and test circuits . . . . . . . . . . . . . . . . 9  
Additional dynamic characteristics . . . . . . . . . 10  
Test circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . 10  
12.1  
12.2  
12.3  
13  
14  
15  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 13  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 15  
16  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 16  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 16  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
16.1  
16.2  
16.3  
16.4  
17  
18  
Contact information. . . . . . . . . . . . . . . . . . . . . 16  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section ‘Legal information’.  
© NXP B.V. 2009.  
All rights reserved.  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
Date of release: 17 August 2009  
Document identifier: NX3L1G384_3  
 

相关型号:

NX3L1G384GM,132

NX3L1G384 - Low-ohmic single-pole single-throw analog switch SON 6-Pin
NXP

NX3L1G384GM-G

暂无描述
NXP

NX3L1G384GM-H

暂无描述
NXP

NX3L1G384GW

Low-ohmic single-pole single-throw analog switch
NXP

NX3L1G384_11

Low-ohmic single-pole single-throw analog switch
NXP

NX3L1G53

Low-ohmic single-pole double-throw analog switch
NXP

NX3L1G53GD

Low-ohmic single-pole double-throw analog switch
NXP

NX3L1G53GD,125

NX3L1G53 - Low-ohmic single-pole double-throw analog switch SON 8-Pin
NXP

NX3L1G53GM

Low-ohmic single-pole double-throw analog switch
NXP

NX3L1G53GM,125

NX3L1G53 - Low-ohmic single-pole double-throw analog switch QFN 8-Pin
NXP

NX3L1G53GT

Low-ohmic single-pole double-throw analog switch
NXP

NX3L1G53GT,115

NX3L1G53 - Low-ohmic single-pole double-throw analog switch SON 8-Pin
NXP