PHB14NQ20T [NXP]
TrenchMOS transistor; 的TrenchMOS晶体管
| 型号： | PHB14NQ20T |
| 厂家： | 
NXP |
| 描述： | TrenchMOS transistor |
| 文件： | 总10页 (文件大小：66K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
FEATURES
SYMBOL
QUICK REFERENCE DATA
d
• ’Trench’ technology
• Low on-state resistance
• Fast switching
• High thermal cycling performance
• Low thermal resistance
VDSS = 200 V
ID = 14 A
g
RDS(ON) ≤ 230 mΩ
s
GENERAL DESCRIPTION
N-channel enhancement mode field-effect power transistor in a plastic envelope using ’trench’ technology. The device
hasvery lowon-state resistance. Itisintended for usein dc to dc converters and general purposeswitching applications.
The PHP14NQ20T is supplied in the SOT78 (TO220AB) conventional leaded package.
The PHB14NQ20T is supplied in the SOT404 (D2PAK) surface mounting package.
PINNING
SOT78 (TO220AB)
SOT404 (D2PAK)
PIN
DESCRIPTION
tab
tab
1
2
gate
drain1
3
source
drain
2
tab
1
3
1 2 3
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VDSS
VDGR
VGS
ID
Drain-source voltage
Drain-gate voltage
Gate-source voltage
Continuous drain current
Tj = 25 ˚C to 175˚C
Tj = 25 ˚C to 175˚C; RGS = 20 kΩ
-
-
-
-
-
-
-
200
200
± 20
14
10
56
V
V
V
A
A
A
W
˚C
Tmb = 25 ˚C; VGS = 10 V
Tmb = 100 ˚C; VGS = 10 V
Tmb = 25 ˚C
IDM
PD
Tj, Tstg
Pulsed drain current
Total power dissipation
Operating junction and
storage temperature
Tmb = 25 ˚C
125
175
- 55
1 It is not possible to make connection to pin:2 of the SOT404 package
October 1999
1
Rev 1.000
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
AVALANCHE ENERGY LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
EAS Non-repetitive avalanche
CONDITIONS
MIN.
MAX.
UNIT
Unclamped inductive load, IAS = 14 A;
tp = 20 µs; Tj prior to avalanche = 25˚C;
-
70
mJ
energy
VDD ≤ 25 V; RGS = 50 Ω; VGS = 10 V
IAS
Peak non-repetitive
avalanche current
-
14
A
THERMAL RESISTANCES
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
Rth j-mb
Rth j-a
Thermal resistance junction
to mounting base
Thermal resistance junction SOT78 package, in free air
to ambient SOT404 package, pcb mounted, minimum
footprint
-
-
1.2
K/W
-
-
60
50
-
-
K/W
K/W
ELECTRICAL CHARACTERISTICS
Tj= 25˚C unless otherwise specified
SYMBOL PARAMETER
V(BR)DSS Drain-source breakdown
CONDITIONS
MIN. TYP. MAX. UNIT
VGS = 0 V; ID = 0.25 mA;
200
-
-
-
-
V
V
voltage
Tj = -55˚C
178
VGS(TO)
Gate threshold voltage
VDS = VGS; ID = 1 mA
2
1
-
3
-
-
4
-
6
V
V
V
Tj = 175˚C
Tj = -55˚C
RDS(ON)
Drain-source on-state
resistance
Forward transconductance
Gate source leakage current VGS = ± 10 V; VDS = 0 V
Zero gate voltage drain
current
VGS = 10 V; ID = 7 A
VGS = 10 V; ID = 7 A; Tj = 175˚C
VDS = 25 V; ID = 7 A
-
-
6
-
-
150
-
12.1
10
0.05
-
230
633
-
100
10
500
mΩ
mΩ
S
nA
µA
µA
gfs
IGSS
IDSS
VDS = 200 V; VGS = 0 V;
Tj = 175˚C
-
Qg(tot)
Qgs
Qgd
Total gate charge
Gate-source charge
Gate-drain (Miller) charge
ID = 14 A; VDD = 160 V; VGS = 10 V
-
-
-
38
4
13.3
-
-
-
nC
nC
nC
td on
tr
td off
tf
Turn-on delay time
Turn-on rise time
Turn-off delay time
Turn-off fall time
VDD = 30 V; ID = 3 A;
VGS = 10 V; RGS = 50 Ω
Rgen = 50 Ω
-
-
-
-
25
40
83
31
-
-
-
-
ns
ns
ns
ns
Ld
Ld
Internal drain inductance
Internal drain inductance
Measured tab to centre of die
Measured from drain lead to centre of die
(SOT78 package only)
-
-
3.5
4.5
-
-
nH
nH
Ls
Internal source inductance
Measured from source lead to source
bond pad
-
7.5
-
nH
Ciss
Coss
Crss
Input capacitance
Output capacitance
Feedback capacitance
VGS = 0 V; VDS = 25 V; f = 1 MHz
-
-
-
1500
128
60
-
-
-
pF
pF
pF
October 1999
2
Rev 1.000
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS
Tj = 25˚C unless otherwise specified
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
IS
Continuous source current
(body diode)
Pulsed source current (body
diode)
Diode forward voltage
-
-
-
-
-
14
56
A
A
V
ISM
VSD
IF = 14 A; VGS = 0 V
1.0
1.5
trr
Qrr
Reverse recovery time
Reverse recovery charge
IF = 14 A; -dIF/dt = 100 A/µs;
VGS = 0 V; VR = 30 V
-
-
135
690
-
-
ns
nC
October 1999
3
Rev 1.000
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
Transient thermal impedance, Zth j-a (K/W)
Normalised Power Derating
PD%
10
1
120
110
100
90
80
70
60
50
40
30
20
10
0
D = 0.5
0.2
0.1
0.1
0.05
0.02
single pulse
0.01
1E-06 1E-05 1E-04 1E-03 1E-02 1E-01 1E+00 1E+01
Pulse width, tp (s)
0
20
40
60
80
Tmb /
100 120 140 160 180
C
Fig.1. Normalised power dissipation.
PD% = 100 PD/PD 25 ˚C = f(Tmb)
Fig.4. Transient thermal impedance.
Zth j-mb = f(t); parameter D = tp/T
Drain Current, ID (A)
Normalised Current Derating
ID%
30
25
20
15
10
5
120
110
100
90
80
70
60
50
40
30
20
10
0
10V
15V
6.5V
6 V
5.5
5 V
VGS=4.5
0
0
1
2
3
4
5
6
7
8
9
10
0
20
40
60
80
Tmb /
100 120 140 160 180
C
Drain-Source Voltage, VDS (V)
Fig.2. Normalised continuous drain current.
ID% = 100 ID/ID 25 ˚C = f(Tmb); conditions: VGS ≥ 10 V
Fig.5. Typical output characteristics, Tj = 25 ˚C.
ID = f(VDS); parameter VGS
Drain-Source On Resistance, RDS(on) (Ohms)
0.8
Peak Pulsed Drain Current, IDM (A)
1000
4.5V
0.7
RDS(on) = VDS/ ID
5V
100
0.6
tp = 1 us
5.5V
0.5
0.4
10us
10V
100us
1 ms
10
1
6.5V
6V
0.3
0.2
0.1
0
D.C.
10 ms
100 ms
VGS =20 V
0.1
1
10
100
1000
0
10
20
Drain-Source Voltage, VDS (V)
Drain Current, ID (A)
Fig.3. Safe operating area. Tmb = 25 ˚C
ID & IDM = f(VDS); IDM single pulse; parameter tp
Fig.6. Typical on-state resistance, Tj = 25 ˚C.
RDS(ON) = f(ID); parameter VGS
October 1999
4
Rev 1.000
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
Drain current, ID (A)
VGS(TO) / V
max.
5
4
3
2
1
0
28
24
20
16
typ.
min.
Tj = 25 C
12
8
175 C
4
0
0
2
4
6
8
10
-100
-50
0
50
Tj / C
100
150
200
Gate-source voltage, VGS (V)
Fig.7. Typical transfer characteristics.
ID = f(VGS) ; conditions: VDS = 25 V; parameter Tj
Fig.10. Gate threshold voltage.
GS(TO) = f(Tj); conditions: ID = 1 mA; VDS = VGS
V
Transconductance, gfs (S)
Sub-Threshold Conduction
20
1E-01
1E-02
1E-03
1E-04
1E-05
1E-06
15
10
5
2%
typ
98%
0
0
4
8
12
16
ID / (A)
20
24
28
0
1
2
3
4
5
Fig.8. Typical transconductance, Tj = 25 ˚C.
gfs = f(ID); conditions: VDS = 25 V
Fig.11. Sub-threshold drain current.
ID = f(VGS); conditions: Tj = 25 ˚C; VDS = VGS
Capacitances, Ciss, Coss, Crss (pF)
Rds(on) normalised to 25degC
a
10000
3
2.5
2
Ciss
1000
100
10
Coss
Crss
1.5
1
0
10
20
30
40
0.5
-100
-50
0
50
100
150
200
Drain-Source Voltage, VDS (V)
Tmb / degC
Fig.9. Normalised drain-source on-state resistance.
a = RDS(ON)/RDS(ON)25 ˚C = f(Tj); ID = 7 A; VGS = 10 V
Fig.12. Typical capacitances, Ciss, Coss, Crss.
C = f(VDS); conditions: VGS = 0 V; f = 1 MHz
October 1999
5
Rev 1.000
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
Gate-source voltage, VGS (V)
14
Maximum Avalanche Current, IAS (A)
100
10
1
12
VDD = 40 V
10
25 C
8
6
4
2
0
VDD = 160 V
Tj prior to avalanche = 150 C
0.1
0
10
20
30
40
0.001
0.01
0.1
1
10
Gate charge, QG (nC)
Avalanche time, tAV (ms)
Fig.13. Typical turn-on gate-charge characteristics.
VGS = f(QG); conditions: ID = 14 A; parameter VDS
Fig.15. Maximum permissible non-repetitive
avalanche current (IAS) versus.avalanche time (tAV);
unclamped inductive load
Source-Drain Diode Current, IF (A)
30
VGS = 0 V
175 C
20
10
0
Tj = 25 C
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
Source-Drain Voltage, VSDS (V)
Fig.14. Typical reverse diode current.
IF = f(VSDS); conditions: VGS = 0 V; parameter Tj
October 1999
6
Rev 1.000
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
MECHANICAL DATA
Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220
SOT78
E
P
A
A
1
q
D
1
D
(1)
L
L
1
2
Q
b
1
L
1
2
3
b
c
e
e
0
5
10 mm
scale
DIMENSIONS (mm are the original dimensions)
(1)
L
2
b
e
A
b
D
E
L
D
1
L
1
A
1
c
UNIT
P
q
Q
1
max.
4.5
4.1
1.39
1.27
0.9
0.7
1.3
1.0
0.7
0.4
15.8
15.2
6.4
5.9
10.3
9.7
15.0
13.5
3.30
2.79
3.8
3.6
3.0
2.7
2.6
2.2
mm
3.0
2.54
Note
1. Terminals in this zone are not tinned.
REFERENCES
EUROPEAN
PROJECTION
OUTLINE
VERSION
ISSUE DATE
IEC
JEDEC
EIAJ
97-06-11
SOT78
TO-220
Fig.16. SOT78 (TO220AB); pin 2 connected to mounting base (Net mass:2g)
Notes
1. This product is supplied in anti-static packaging. The gate-source input must be protected against static
discharge during transport or handling.
2. Refer to mounting instructions for SOT78 (TO220AB) package.
3. Epoxy meets UL94 V0 at 1/8".
October 1999
7
Rev 1.000
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
MECHANICAL DATA
2
Plastic single-ended surface mounted package (Philips version of D -PAK); 3 leads
(one lead cropped)
SOT404
A
A
E
1
mounting
base
D
1
D
H
D
2
L
p
1
3
c
b
e
e
Q
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
D
E
A
A
b
UNIT
c
D
e
L
H
Q
1
1
p
D
max.
4.50
4.10
1.40
1.27
0.85
0.60
0.64
0.46
1.60
1.20
10.30
9.70
2.90 15.40 2.60
2.10 14.80 2.20
mm
11
2.54
REFERENCES
JEDEC
EUROPEAN
PROJECTION
OUTLINE
VERSION
ISSUE DATE
IEC
EIAJ
98-12-14
99-06-25
SOT404
Fig.17. SOT404 surface mounting package. Centre pin connected to mounting base.
Notes
1. This product is supplied in anti-static packaging. The gate-source input must be protected against static
discharge during transport or handling.
2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
3. Epoxy meets UL94 V0 at 1/8".
October 1999
8
Rev 1.000
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
MOUNTING INSTRUCTIONS
Dimensions in mm
11.5
9.0
17.5
2.0
3.8
5.08
Fig.18. SOT404 : soldering pattern for surface mounting.
October 1999
9
Rev 1.000
Philips Semiconductors
Product specification
TrenchMOS transistor
PHP14NQ20T, PHB14NQ20T
DEFINITIONS
Data sheet status
Objective specification
This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification
This data sheet contains final product specifications.
Limiting values
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and
operation of the device at these or at any other conditions above those given in the Characteristics sections of
this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
Philips Electronics N.V. 1999
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the
copyright owner.
The information presented in this document does not form part of any quotation or contract, it is believed to be
accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under patent or other
industrial or intellectual property rights.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices or systems where malfunction of these
products can be reasonably expected to result in personal injury. Philips customers using or selling these products
for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting
from such improper use or sale.
October 1999
10
Rev 1.000
相关型号：
PHB174NQ04LT
TRANSISTOR 75 A, 40 V, 0.0048 ohm, N-CHANNEL, Si, POWER, MOSFET, PLASTIC, D2PAK-3, FET General Purpose Power
NXP
©2020 ICPDF网 联系我们和版权申明