TDA9874AH [NXP]
Digital TV sound demodulator/decoder; 数字电视伴音解调器/解码器型号: | TDA9874AH |
厂家: | NXP |
描述: | Digital TV sound demodulator/decoder |
文件: | 总68页 (文件大小:233K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
DATA SHEET
TDA9874A
Digital TV sound
demodulator/decoder
Preliminary specification
1999 Dec 03
File under Integrated Circuits, IC02
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
CONTENTS
1
FEATURES
2
GENERAL DESCRIPTION
Supported standards
ORDERING INFORMATION
BLOCK DIAGRAM
2.1
3
4
5
PINNING
6
FUNCTIONAL DESCRIPTION
6.1
Description of the demodulator and decoder
section
6.2
6.3
Description of the DSP
Description of the analog audio section
7
LIMITING VALUES
8
THERMAL CHARACTERISTICS
CHARACTERISTICS
I2C-BUS CONTROL
9
10
10.1
10.2
10.3
10.4
Introduction
Power-up state
Slave receiver mode
Slave transmitter mode
11
12
13
14
I2S-BUS DESCRIPTION
EXTERNAL COMPONENTS
PACKAGE OUTLINES
SOLDERING
14.1
14.2
14.3
14.4
Introduction
Through-hole mount packages
Surface mount packages
Suitability of IC packages for wave, reflow and
dipping soldering methods
15
16
17
DEFINITIONS
LIFE SUPPORT APPLICATIONS
PURCHASE OF PHILIPS I2C COMPONENTS
1999 Dec 03
2
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
1
FEATURES
• Sound IF (SIF) input switch
• SIF AGC with 24 dB control range
• Switchable 10 dB SIF input attenuator
• SIF 8-bit Analog-to-Digital Converter (ADC)
• Easy TV standard programming option
2
GENERAL DESCRIPTION
• Differential Quadrature Phase Shift Keying (DQPSK)
demodulation for different standards, simultaneously
with 1-channel FM demodulation
The TDA9874A is a single-chip Digital TV Sound
Demodulator/Decoder (DTVSD) for analog and digital
multi-channel sound systems in TV/VCR sets and satellite
receivers.
• NICAM decoding (B/G, D/K, I and L standard)
• 2-carrier multi-standard FM demodulation (B/G, D/K and
M standard)
2.1
Supported standards
• Single carrier high deviation FM mono demodulation
mode
The multi-standard/multi-stereo capability of the
TDA9874A is of interest in Europe, Hong Kong/PR China
and South East Asia. This includes B/G, D/K, I, M and
L standard. In other application areas subsets of the
standard combinations are available or, only single
standards are transmitted.
• Decoding for three analog multi-channel systems (A2)
and satellite sound
• Adaptive de-emphasis for satellite
• Programmable identification (B/G, D/K and M standard)
and different identification times
All A2 (analog 2-carrier) and NICAM systems are
supported. M standard (with mono or BTSC stereo sound)
can be received and processed in mono sound mode.
• FM pilot carrier presence detector
• Optional AM demodulation for system L, simultaneously
with NICAM
The AM sound of L/L’ standard is normally demodulated in
the 1st sound IF. The resulting AF signal has to be entered
into the mono audio input of the TDA9874A. A second
possibility is to use the internal AM demodulator stage
(with 6.5 MHz intercarrier), which gives limited
performance.
• Monitor selection for FM/AM demodulator outputs and
FM and NICAM signals with peak option
• Automatic FM dematrixing option
• Digital crossbar switch
• I2S-bus serial audio output with matrix, level adjustment
and mute
Korea has a stereo sound system similar to Europe and is
supported by the TDA9874A. The differences include
deviation, modulation contents and identification. It is
based on M standard.
• Dual audio Digital-to-Analog Converter (DAC) from
digital crossbar switch to analog crossbar switch,
bandwidth = 15 kHz
For all FM standards a high deviation mode for a single
carrier monaural sound demodulation is selectable.
• Automatic Volume Level (AVL) control
• Analog crossbar switch with inputs for mono and stereo
• Output selection of mono, stereo, dual, dual A or dual B
• Additional mono output with automatic select
• 20 kHz bandwidth for analog path
An overview of the supported standards and sound
systems and their key parameters is given in
Tables 1 to 3.
The analog multi-channel systems are sometimes also
called 2CS (2-carrier systems).
• Standby mode
• Automatic output selection for TV applications.
1999 Dec 03
3
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
2.1.1
ANALOG 2-CARRIER SYSTEMS
Table 1 Frequency modulation
CARRIER
FREQUENCY
(MHz)
FM DEVIATION (kHz)
NOM. MAX. OVER.
MODULATION
BANDWIDTH/
DE-EMPHASIS
(kHz/µs)
SOUND
STANDARD
SYSTEM
SC1
SC2
M
mono
A2
4.5
15
15
27
27
27
27
27
25
25
50
50
50
50
50
50
50
80
80
80
80
80
mono
−
15/75
15/75 (Korea)
15/50
M
4.5/4.724
5.5/5.742
6.0
1⁄2(L + R)
1⁄2(L + R)
mono
1⁄2(L + R)
1⁄2(L + R)
1⁄2(L + R)
1⁄2(L − R)
B/G
I
A2
R
−
mono
A2
15/50
D/K (2)
D/K (1)
D/K (3)
6.5/6.742
6.5/6.258
6.5/5.742
R
R
R
15/50
A2
15/50
A2
15/50
Table 2 Identification for A2 systems
PARAMETER
A2; A2*
A2+ (KOREA)
Pilot frequency
54.6875 kHz = 3.5 × line frequency
55.0699 kHz = 3.5 × line frequency
Stereo identification frequency
line frequency
line frequency
117.5 Hz =
149.9 Hz =
--------------------------------------
133
--------------------------------------
105
Dual identification frequency
AM modulation depth
line frequency
--------------------------------------
57
line frequency
--------------------------------------
57
274.1 Hz =
276.0 Hz =
50%
50%
2.1.2
2-CARRIER SYSTEMS WITH NICAM
Table 3 NICAM
SC1
MODULATION
SC2
(MHz)
NICAM
DE-
ROLL-
NICAM
STANDARD
FREQUENCY
(MHz)
DEVIATION
(kHz)
EMPHASIS OFF (%) CODING
TYPE
INDEX (%)
NOM. MAX. NOM. MAX.
B/G
I
5.5
6.0
6.5
6.5
FM
FM
FM
AM
−
−
−
−
27
27
27
−
50
50
50
−
5.85
6.552
5.85
J17
J17
J17
J17
40
100
40
note 1
note 1
note 2
note 1
D/K
L
−
−
54
100
5.85
40
Notes
1. See “EBU NICAM 728 specification” or equivalent specification.
2. Not yet officially defined.
1999 Dec 03
4
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
2.1.3
SATELLITE SYSTEMS
An important specification for satellite TV reception is the Astra specification. The TDA9874A is suitable for the reception
of Astra and other satellite signals, with sound carrier frequencies from 4 to 9.2 MHz.
Table 4 FM satellite sound
CARRIER
FREQUENCY
(MHz)
MAXIMUM
FM DEVIATION
(kHz)
BANDWIDTH/
DE-EMPHASIS
(kHz/µs)
MODULATION
INDEX
CARRIER TYPE
MODULATION
Main
Sub
6.50(1)
0.26
0.15
85(2)
50
mono
m/st/d(3)
15/50(1)
15/adaptive(4)
7.02/7.20
7.38/7.56
7.74/7.92
8.10/8.28
Notes
1. For other satellite systems, frequencies of e.g. 5.80, 6.60 or 6.65 MHz can also be received. A de-emphasis of 60 µs,
or in accordance with J17, is available.
2. Main channels with high deviation can also be handled.
3. m/st/d = mono or stereo or dual language sound.
4. Adaptive de-emphasis is compatible to transmitter specification.
3
ORDERING INFORMATION
PACKAGE
TYPE NUMBER
NAME
DESCRIPTION
VERSION
TDA9874APS
TDA9874AH
SDIP42
QFP44
plastic shrink dual in-line package; 42 leads (600 mil)
SOT270-1
SOT205-1
plastic quad flat package; 44 leads (lead length 2.35 mm);
body 14 × 14 × 2.2 mm
1999 Dec 03
5
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
4
BLOCK DIAGRAM
SIF2
SIF1
29 (25)
27 (23)
41 (37)
4 (42)
(21) 25
V
P1
P2
DEC
(20) 24
V
SSA2
18 (13)
23 (19)
33 (29)
34 (30)
(28) 32
2
ADDR1
V
I C-BUS
SUPPLY
SIF
DDA3
(27) 31
INTERFACE
ADDR2
SCL
V
SSA3
INPUT SWITCH
AGC, ADC
(24) 28
V
ref1
(18) 22
SDA
I
ref
(10) 15
NICAM
(12) 17
FM/AM
DEMODULATION
NICAM
DEMODULATION
IDENTIFICATION
PCLK
(8)
n.c.
20 (15)
19 (14)
38 (34)
(7) 13
XTALI
XTALO
V
SSD2
NICAM
DECODER
(6) 12
DEMATRIX
CLOCK
V
DDD1
(5) 11
SYSCLK
V
DIGITAL
SUPPLY
SSD1
(35) 39
V
DDD3
(36) 40
2-CHANNEL
ANALOG/
SATELLITE
DECODER
V
SSD3
(26) 30
LEVEL
ADJUST
PEAK
DETECTION
CRESET
(3) 9
V
DDA1
SUPPLY
DACs
OPAMPS
(4) 10
V
SSA1
(44) 6
35 (31)
36 (32)
37 (33)
SDO
WS
V
SSA4
2
I S-BUS
POST FILTER
3 DACs
DIGITAL
SELECTOR
INTERFACE
(41) 3
REFERENCE
V
SCK
ref2
(39) 1
TDA9874APS
(TDA9874AH)
EXTIR
ANALOG
CROSSBAR
SWITCH
(40) 2
EXTIL
(38) 42
MONOIN
26 (22)
21 (17)
16 (11)
14 (9)
(16)
TEST1
TEST2
TP1
MONO
2-CHANNEL
OUTPUT
BUFFERS
TEST
CHANNEL
OUTPUT
BUFFERS
TP2
TP3
5 (43)
7 (1)
8 (2)
MHB584
OUTM
OUTL OUTR
The pin numbers given in parenthesis refer to the TDA9874AH.
Fig.1 Block diagram.
6
1999 Dec 03
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
5
PINNING
SYMBOL
PIN
DESCRIPTION
SDIP42
QFP44
EXTIR
EXTIL
Vref2
1
39
40
41
42
43
44
1
external audio input right channel
external audio input left channel
2
3
analog reference voltage for DAC and operational amplifiers
second general purpose I/O pin
P2
4
OUTM
VSSA4
OUTL
OUTR
VDDA1
VSSA1
VSSD1
VDDD1
VSSD2
n.c.
5
analog output right
6
analog ground supply 4 for analog back-end circuitry
analog output left
7
8
2
analog output right
9
3
analog supply voltage 1; back-end circuitry 5 V
analog ground supply 1; back-end circuitry
digital ground supply 1; core circuitry
digital supply voltage 1; core voltage regulator circuitry
digital ground supply 2; core circuitry
not connected
10
11
12
13
−
4
5
6
7
8
TP2
14
15
16
17
18
19
20
−
9
additional test pin 2; connected to VSSD for normal operation
serial NICAM data output (at 728 kHz)
additional test pin 1; connected to VSSD for normal operation
NICAM clock output (at 728 kHz)
NICAM
TP1
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
PCLK
ADDR1
XTALO
XTALI
TP3
first I2C-bus slave address modifier input
crystal oscillator output
crystal oscillator input
additional test pin 3; connected to VSSD for normal operation
test pin 2; connected to VSSD for normal operation
resistor for reference current generation; front-end circuitry
second I2C-bus slave address modifier input
analog ground supply 2; analog front-end circuitry
analog front-end circuitry supply voltage decoupling
test pin 1; connected to VSSD for normal operation
sound IF input 2
TEST2
Iref
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
ADDR2
VSSA2
VDEC
TEST1
SIF2
Vref1
reference voltage; for analog front-end circuitry
sound IF input 1
SIF1
CRESET
VSSA3
VDDA3
SCL
capacitor for Power-on reset
digital ground supply 3; front-end circuitry
analog front-end circuitry regulator supply voltage 3 (5 V)
I2C-bus serial clock input
I2C-bus serial data input/output
I2S-bus serial data output
SDA
SDO
WS
I2S-bus word select input/output
1999 Dec 03
7
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
PIN
SYMBOL
DESCRIPTION
SDIP42
QFP44
SCK
37
38
39
40
41
42
33
34
35
36
37
38
I2S-bus clock input/output
system clock output
SYSCLK
VDDD3
VSSD3
P1
digital supply voltage 3; digital I/O pads
digital ground supply 3; digital I/O pads
first general purpose I/O pin
MONOIN
analog mono input
handbook, halfpage
1
2
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
EXTIR
MONOIN
P1
EXTIL
V
V
3
ref2
SSD3
V
4
P2
DDD3
5
OUTM
SYSCLK
SCK
V
6
SSA4
7
OUTL
WS
8
OUTR
SDO
SDA
V
9
DDA1
V
10
11
12
13
14
15
16
17
18
19
20
21
SCL
SSA1
SSD1
V
V
V
TDA9874APS
DDA3
V
DDD1
SSA3
V
CRESET
SIF1
SSD2
TP2
V
NICAM
TP1
ref1
SIF2
PCLK
TEST1
V
ADDR1
XTALO
XTALI
TEST2
DEC
V
SSA2
ADDR2
I
ref
MHB585
Fig.2 Pin configuration (SDIP42).
8
1999 Dec 03
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
1
2
3
4
5
6
7
8
9
33 SCK
WS
OUTL
OUTR
32
V
31 SDO
30 SDA
DDA1
V
SSA1
V
V
29 SCL
V
SSD1
28
27
DDD1
DDA3
SSA3
TDA9874AH
V
V
SSD2
n.c.
26 CRESET
25 SIF1
TP2
V
NICAM 10
TP1 11
24
ref1
23 SIF2
MHB586
Fig.3 Pin configuration (QFP44).
6
FUNCTIONAL DESCRIPTION
The AGC can be controlled via the I2C-bus; details are
given in Sections 10.3.2, 10.3.3 and 10.4.6.
6.1
Description of the demodulator and decoder
section
6.1.3
MIXER
6.1.1
SIF INPUT
The digitized input signal is fed to the mixers, which mix
one or both input sound carriers down to zero IF. A 24-bit
control word for each carrier sets the required frequency.
Access to the mixer control word registers is via the
I2C-bus (see Sections 10.3.5 and 10.3.6) or via Easy
Standard Programming (ESP, see Section 10.3.23). When
receiving NICAM programs, a feedback signal is added to
the control word of the second carrier mixer to establish a
carrier-frequency loop.
Two input pins are provided, SIF1 and SIF2. For higher
SIF signal levels the SIF input can be attenuated with an
internal switchable −10 dB resistor divider. As no specific
filters are integrated, both inputs have the same
specification giving flexibility in application. The selected
signal is passed through an AGC circuit and then digitized
by an 8-bit ADC operating at 24.576 MHz.
6.1.2
AGC
6.1.4
FM AND AM DEMODULATION
The gain of the AGC amplifier is controlled from the ADC
output by means of a digital control loop employing
hysteresis. The AGC has a fast attack behaviour to
prevent ADC overloads, and a slow decay behaviour to
prevent AGC oscillations. For AM demodulation the AGC
must be switched off. When switched off, the control loop
is reset and fixed gain settings can be chosen;
see Table 16.
An FM or AM input signal is fed through a switchable
band-limiting filter into a demodulator that can be used for
either FM or AM demodulation. Apart from the standard
(fixed) de-emphasis characteristic, an adaptive
de-emphasis is available for Wegener-Panda 1 encoded
satellite programs.
1999 Dec 03
9
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
6.1.5
FM DECODING
The status of the NICAM decoder can be read out from the
NICAM status register by the user (see Section 10.4.2).
The OSB bit indicates that the decoder has locked to the
NICAM data. The VDSP bit indicates that the decoder has
locked to the NICAM data and that the data is valid sound
data. The C4 bit indicates that the sound conveyed by the
FM mono channel is identical to the sound conveyed by
the NICAM channel.
A 2-carrier stereo decoder recovers the left and right signal
channels from the demodulated sound carriers. Both the
European and Korean stereo systems are supported.
Automatic FM dematrixing is also supported, which means
that the FM sound mode identification (mono, stereo or
dual) switches the FM dematrix directly. No loop via the
microcontroller is needed.
The error byte contains the number of sound sample errors
(resulting from parity checking) that occurred in the past
128 ms period. The Bit Error Rate (BER) is approximately
0.0000174 times the contents of the error byte:
For highly overmodulated signals, a high deviation mode
for monaural audio sound single carrier demodulation can
be selected.
bit errors
total bits
≈ error byte × 1.74 × 10–5
NICAM decoding is still possible in high deviation mode.
BER =
-----------------------
6.1.6
FM IDENTIFICATION
6.1.9
NICAM AUTO-MUTE
The identification of the FM sound mode is performed by
AM synchronous demodulation of the pilot and
narrow-band detection of the identification frequencies.
The result is available via the I2C-bus interface. A selection
can be made via the I2C-bus for B/G, D/K and M
standards, and for three different time constants that
represent different trade-offs between speed and reliability
of identification. A pilot detector allows the control software
to identify an analog 2-carrier (A2) transmission within
approximately 0.1 s.
This function is enabled by setting bit AMUTE LOW
(see Section 10.3.12). Upper and lower error limits may be
defined by writing appropriate values to two registers in the
I2C-bus section (see Sections 10.3.14 and 10.3.15). When
the number of errors in a 128 ms period exceeds the upper
error limit, the auto-mute function will switch the output
sound from NICAM to whatever sound is on the first sound
carrier (FM or AM) or to the analog mono input. When the
error count is smaller than the lower error limit, the NICAM
sound is restored.
Automatic FM dematrixing, depending on the
identification, is possible.
The auto-mute function can be disabled by setting bit
AMUTE HIGH. In this case clicks become audible when
the error count increases. The user will hear a signal of
degrading quality.
6.1.7
NICAM DEMODULATION
The NICAM signal is transmitted in a DQPSK code at a bit
rate of 728 kbits/s. The NICAM demodulator performs
DQPSK demodulation and passes the resulting bitstream
and clock signal to the NICAM decoder and, for evaluation
purposes, to various pins.
If no NICAM sound is received, the outputs are switched
from the NICAM channel to the 1st sound carrier.
A decision to enable or disable the auto-mute is taken by
the microprocessor based on an interpretation of the
application control bits C1, C2, C3 and C4, and possibly
any additional strategy implemented by the user in the
microcontroller software.
A timing loop controls the frequency of the crystal oscillator
to lock the sampling instants to the symbol timing of the
NICAM data.
When the AM sound in NICAM L systems is demodulated
in the 1st sound IF and the audio signal connected to the
mono input of the TDA9874A, the controlling
microprocessor has to ensure switching from NICAM
reception to mono input, if auto-muting is desired. This can
be achieved by setting the AMSEL bit HIGH and the
AMUTE bit LOW (see Section 10.3.12).
6.1.8
NICAM DECODING
The device performs all decoding functions in accordance
with the “EBU NICAM 728 specification”. After locking to
the frame alignment word, the data is descrambled by
applying the defined pseudo-random binary sequence.
The device then synchronizes to the periodic frame flag
bit C0.
1999 Dec 03
10
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
6.1.10 CRYSTAL OSCILLATOR
It should be noted that the internal ESD protection diode
does not help here as it only conducts at higher voltages.
Under difficult power supply conditions (e.g. very slow or
non-monotonic ramp-up), it is recommended to drive the
reset line from a microcontroller port or the like.
The digital controlled crystal oscillator (DCXO) is fully
integrated. Only an external 24.576 MHz crystal is
required.
6.1.11 TEST PINS
All test pins are active HIGH. In normal operation of the
device they can be left open-circuit, as they have internal
pull-down resistors. Test functions are for manufacturing
tests only and are not available to customers.
MHB587
V
handbook, halfpage
V
> 4.5 V
DDD
5
6.1.12 POWER FAIL DETECTOR
V
< 0.3V
DDD
The power fail detector monitors the internal power supply
for the digital part of the device. If the supply has
temporarily been lower than the specified lower limit, the
power failure register bit PFR in subaddress 0 (see
Section 10.4.1), will be set to HIGH. The CLRPFR bit,
slave register subaddress 1 (see Section 10.3.3), resets
the Power-on reset flip-flop to LOW. If this is detected, an
initialization of the TDA9874A has to be performed to
ensure reliable operation.
CRESET
1.5
reset active
guaranteed
t
Fig.4 Reset at power-on.
6.2
Description of the DSP
6.1.13 POWER-ON RESET
6.2.1
LEVEL SCALING
The reset is active LOW. In order to perform a reset at
power-up, a simple RC circuit may be used which consists
of an integrated passive pull-up resistor and an external
capacitor connected to ground. The pull-up resistor has a
nominal value of 50 kΩ, which can easily be measured
between pins CRESET and VDDD3. Before the supply
voltage has reached a certain minimum level, the state of
the circuit is completely undefined and remains in this
undefined state until a reset is applied.
All input channels to the digital crossbar switch are
equipped with a level adjustment facility to change the
signal level in a range of ±15 dB. Adjusting the signal level
is intended to compensate for the different modulation
parameters of the various TV standards. Under nominal
conditions it is recommended to scale all input channels to
be 15 dB below full-scale [−15 dB (FS)]. This will create
sufficient headroom to cope with overmodulation and
avoids changes of the volume impression when switching
from FM to NICAM or vice versa.
The reset is guaranteed to be active when:
• The power supply is within the specified limits
(4.5 to 5.5 V)
6.2.2
NICAM PATH
• The crystal oscillator (DCXO) is functioning
The NICAM path has a switchable J17 de-emphasis.
• The voltage at pin CRESET is below 0.3VDDD (1.5 V if
VDDD = 5.0 V, typically below 1.8 V).
6.2.3
NICAM AUTO-MUTE
The required capacitor value depends on the gradient of
the rising power supply voltage. The time constant of the
RC circuit should be clearly larger than the rise time of the
power supply [to make sure that the reset condition is
always satisfied (see Fig.4)], even when considering
tolerance spreading. To avoid problems with a too slow
discharging of the capacitor at power-down, it may be
If NICAM is received, the auto-mute is enabled and the
signal quality becomes poor. The digital crossbar switches
automatically to FM, channel 1 or the analog mono input,
as selected by bit AMSEL. This automatic switching
depends on the NICAM bit error rate. The auto-mute
function can be disabled via the I2C-bus.
helpful to add a diode from the CRESET pin to VDDD
.
1999 Dec 03
11
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
6.2.4
FM (AM) PATH
6.2.7
DIGITAL AUDIO OUTPUT
A high-pass filter suppresses DC offsets from the FM
demodulator that may occur due to carrier frequency
offsets, and supplies the FM monitor function with DC
values, e.g. for the purpose of microprocessor controlled
carrier search or fine tuning functions.
The digital audio output interface comprises an I2S-bus
output port and a system clock output. The I2S-bus port is
equipped with a level adjustment facility that can change
the signal level in a ±15 dB range in 1 dB steps. Muting is
possible, too, and outputs can be disabled to improve EMC
performance.
An adaptive de-emphasis is available for
Wegener-Panda 1 encoded satellite programs.
The I2S-bus output matrix provides the functions for forced
mono, stereo, channel swap, channel 1 or channel 2.
The de-emphasis stage offers a choice of settings for the
supported TV standards.
Automatic selection for TV applications is possible. In this
case the microcontroller program only has to provide a
user controlled sound A or sound B selection.
The 2-channel decoder performs the dematrixing of
1⁄2(L + R), R to L and R signals of 1⁄2(L + R) and 1⁄2(L − R)
to L and R signals or of channel 1 and channel 2 to
L and R signals, as demanded by the different TV
standards or user preferences.
6.2.8
STEREO CHANNEL TO THE ANALOG CROSSBAR PATH
A level adjustment function is provided with control
positions of 0, 3, 6 and 9 dB in combination with the audio
DACs. The Automatic Volume Level (AVL) function
provides a constant output level of −20 dB (FS) for input
levels between 0 and −26 dB (FS). There are some fixed
decay time constants to choose from, i.e. 2, 4 or 8 s.
Automatic FM dematrixing is also supported.
Using the high deviation mode, only channel 1 (mono) can
be demodulated. The scaling is −6 dB compared to
2-channel decoding.
Automatic selection for TV applications is possible. In this
case the microcontroller program only has to provide a
user controlled sound A or sound B selection.
6.2.5
MONITOR
This function provides data words from the FM
demodulator outputs and FM and NICAM signals for
external use, such as carrier search or fine tuning.
The peak level of these signals can also be observed.
Source selection and data read-out are performed via the
I2C-bus.
6.2.9
GENERAL
The level adjustment functions can provide signal gain at
multiple locations. Great care has to be taken when using
gain with large input signals, e.g., due to overmodulation,
in order not to exceed the maximum possible signal swing,
which would cause severe signal distortion. The nominal
signal level of the various signal sources to the digital
crossbar switch should be 15 dB below digital full-scale,
i.e., −15 dB (FS).
6.2.6
DIGITAL CROSSBAR SWITCH
The input channels are derived from the FM and NICAM
paths, while the output channels comprise I2S-bus and the
audio DACs to the analog crossbar switch. It should be
noted that there is no connection from the external analog
audio inputs to the digital crossbar switch.
1999 Dec 03
12
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
,kfullapgwedhit
LEVEL
LEVEL
ADJUST
ADJUST
FIXED
DE-EMPHASIS
stereo DACs
mono DAC
NICAM
LEVEL
ADJUST
DIGITAL
CROSSBAR
SELECT
LEVEL
LEVEL
ADJUST
ADJUST
DC
FILTER
ADAPTIVE
DE-EMPHASIS
FIXED
DE-EMPHASIS
2-CHANNEL
DECODER
2
FM
MATRIX
I S-bus
2
I C-bus
MONITOR
MHB588
Fig.5 DSP data flow diagram.
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
6.3
Description of the analog audio section
6.3.2
EXTERNAL AND MONO INPUTS
6.3.1
ANALOG CROSSBAR SWITCH AND ANALOG MATRIX
The external and mono inputs accept signal levels of up to
1.4 V (RMS). By adding external series resistors to
provide suitable attenuation, the external input could be
used as a SCART input. Whenever the external or mono
input is selected, the output of the DAC is muted to
improve the crosstalk performance.
The TDA9874A has one external analog stereo input, one
mono input, one 2-channel and one single-channel output
port. Analog source selector switches are employed to
provide the desired analog signal routing capability, which
is done by the analog crossbar switch section.
The basic signal routing philosophy of the TDA9874A is
that each switch handles two signal channels at the same
time (e.g. left and right, language A and B) directly at the
source. For an overview of the signal flow see Fig.7.
6.3.3
AUDIO DACS
The TDA9874A comprises a 2-channel audio DAC and an
additional single-channel audio DAC for feeding signals
from the DSP section to the analog crossbar switch. These
DACs have a resolution of 15 bits and employ four-times
oversampling and noise shaping.
Each source selector switch is followed by an analog
matrix to perform further selection tasks, such as putting a
signal from one input channel, say language A, to both
output channels or for swapping left and right channels.
The analog matrix provides the functions given in Table 5.
Automatic matrixing for TV applications is also supported.
6.3.4
AUDIO OUTPUT BUFFERS
The output buffers provide a gain of 0 dB and offer a
muting possibility. The post filter capacitors of the audio
DACs are connected to the buffer outputs.
All switches and matrices are controlled via the I2C-bus.
Table 5 Analog matrix functions
6.3.5
STANDBY MODE
The standby mode (see Section 10.3.3) disables most
functions and reduces power dissipation of the
TDA9874A. It provides no other function.
MATRIX OUTPUT
MODE
L OUTPUT
R OUTPUT
1
2
3
4
L input
R input
L input
R input
R input
L input
L input
R input
Internal registers may lose their information in standby
mode. Therefore, the device needs to be initialized on
returning to normal operation. This can be accomplished in
the same way as after a Power-on reset.
source select
matrix
mono (AM)
EXTIL
OUTL
EXTIR
DACL
DACR
OUTR
OUTM
DACM
MHB589
Fig.6 Switch diagram for the analog audio section.
1999 Dec 03
14
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
ahdnbok,uflapegwidt
mono
STEREO
OUTPUT
MATRIX
MATRIX
BUFFER
BUFFER
ANALOG
CROSSBAR
SWITCH
external
LEVEL
ADJUST
NICAM
DEMODULATOR
LEVEL
ADJUST
NICAM
DECODER
MONO
OUTPUT
DE-EMPHASIS
DACs
NICAM
FM/AM
AVL
DIGITAL
CROSSBAR
SELECT
FM/AM
DEMODULATOR
2-CHANNEL
DECODER
LEVEL
ADJUST
ADAPTIVE
DE-EMPHASIS
FIXED
DE-EMPHASIS
LEVEL
ADJUST
2
MATRIX
I S-bus
MHB590
Fig.7 Audio signal flow.
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
7
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOL
PARAMETER
DC supply voltage
CONDITIONS
MIN. MAX. UNIT
VDDx
∆VDDx
IIK
−0.5
+6.5
550
±10
±20
V
voltage differences between two VDDx pins
DC input clamp diode current
−
mV
mA
mA
Vi < −0.5 V or Vi > VDD + 0.5 V −
IOK
DC output clamp diode current output type 4 mA Vo < −0.5 V or
−
Vo > VDD + 0.5 V
IO
DC output source or sink current output type
4 mA
−0.5 V < VO < VDDx + 0.5 V
−
±20
mA
I
DDD, ISSD DC VDDD or VSSD current per digital supply pin
−
±96
±50
−
mA
mA
mA
mW
W
IDDA, ISSA DC VDDA or VSSA current per analog supply pin
−
Ilu(prot)
P/out
Ptot
latch-up protection current
power dissipation per output
total power dissipation
storage temperature
100
−
100
0.75
−
Tstg
−55
−20
2000
200
+125 °C
Tamb
Ves
ambient temperature
+70
−
°C
V
electrostatic handling
note 1
note 2
−
V
Notes
1. Human body model: C = 100 pF; R = 1.5 kΩ.
2. Machine model: C = 200 pF; L = 0.75 µH; R = 0 Ω.
8
THERMAL CHARACTERISTICS
SYMBOL
PARAMETER
CONDITIONS
in free air
VALUE
70
UNIT
Rth(j-a)
thermal resistance from junction to ambient
K/W
1999 Dec 03
16
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
9
CHARACTERISTICS
VDD = 5 V; Tamb = 25 °C; settings in accordance with B/G standard; FM deviation ±50 kHz; fmod = 1 kHz; FM sound
parameters in accordance with system A2; NICAM in accordance with “EBU NICAM 728 specification”; 1 kΩ
measurement source resistance for AF inputs; VSIF = 300 mV (p-p); AGCOFF = 0; AGCSLOW = 1; level and gain
settings according to note 1 with external components of Fig.9; unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Digital supplies
VDDD1
VSSD1
IDDD1
digital supply voltage 1
digital ground supply 1
digital supply current 1
4.5
5.0
5.5
V
−
0.0
59
−
V
VDDD1 = 5.5 V
40
42
−
74
75
−
mA
mA
V
VDDD1 = 5.0 V
59
VSSD2
VDDD3
VSSD3
IDDD3
digital ground supply 2
digital supply voltage 3
digital ground supply 3
digital supply current 3
0.0
5.0
0.0
17
4.5
−
5.5
−
V
V
VDDD3 = 5.5 V; SYSCLK off
9
21
20
mA
mA
VDDD3 = 5.0 V; SYSCLK off
8
16
Power failure register
Vpfr
power failure response voltage
−
4.0
−
V
Demodulator supplies and references
VDDA3
VSSA3
IDDA3
analog supply voltage 3,
demodulator part
4.5
5.0
0.0
5.5
V
V
analog ground supply 3,
demodulator part
−
−
analog supply current 3,
demodulator part
VDDA3 = 5.5 V
DDA3 = 5.0 V
24
24
−
32
32
3.3
40
40
−
mA
mA
V
V
VDEC1
analog supply decoupling
voltage for front-end
VSSA2
Vref1
analog ground supply 2
−
−
0.0
2
−
−
V
V
analog reference voltage,
demodulator part
Iref1(sink)
Vref1 sink current
−
200
−
µA
Audio supplies and references
VDDA1
VSSA1
IDDA1
analog supply voltage 1,
operational amplifiers
4.5
5.0
0.0
5.5
V
V
analog ground supply 1,
operational amplifiers
−
−
analog supply current 1,
operational amplifiers
VDDA1 = 5.5 V
DDA1 = 5.0 V
3
3
−
6
10
10
−
mA
mA
V
V
5
VSSA4
Vref2
analog ground supply 4, audio
DAC part
0.0
reference voltage 2, audio DACs referenced to VDDA1 and
and operational amplifiers VSSA1
Z(Vref2-VDDA3) impedance Vref2 to VDDA3
−
−
50
20
−
−
%
kΩ
1999 Dec 03
17
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Z(Vref2-VSSA3) impedance Vref2 to VSSA3
Digital inputs and outputs
INPUTS
−
−
20
−
kΩ
CMOS level input, high drive, pull-down (pins TEST1, TEST2, TP1 and TP2)
VIL
VIH
Ci
LOW-level input voltage
HIGH-level input voltage
input capacitance
−
0.3VDDD
V
0.7VDDD
−
−
V
−
−
−
10
−
pF
kΩ
Zi
input impedance
50
CMOS level input, hysteresis, high drive, pull-up (pin CRESET)
VIL
VIH
Vhys
Ci
LOW-level input voltage
HIGH-level input voltage
hysteresis voltage
−
−
−
0.3VDDD
V
0.7VDDD
−
V
−
−
−
1.3
−
−
V
input capacitance
10
−
pF
kΩ
Zi
input impedance
50
INPUTS/OUTPUTS
I2C-bus level input with Schmitt trigger, open-drain output stage (pins SCL and SDA)
VIL
VIH
Vhys
ILI
LOW-level input voltage
HIGH-level input voltage
hysteresis voltage
−
−
0.3VDDD
−
V
0.7VDDD
−
V
−
−
−
−
−
0.05VDDD
−
V
input leakage current
input capacitance
−
−
−
−
±10
10
µA
pF
V
Ci
VOL
CL
LOW-level output voltage
load capacitance
0.6
400
pF
TTL/CMOS level, high drive, 4 mA 3-state output stage, pull-up (pins PCLK, NICAM, ADDR1, ADDR2, P1, P2, SCK,
WS and SDO)
VIL
VIH
Ci
LOW-level input voltage
HIGH-level input voltage
input capacitance
−
−
0.8
−
V
2.0
−
−
V
−
10
0.4
−
pF
V
VOL
VOH
CL
LOW-level output voltage
HIGH-level output voltage
load capacitance
IOL = 3 mA
−
−
IOH = −3 mA
active pull-up
2.4
−
−
V
−
100
−
pF
kΩ
Zi
input impedance
−
50
OUTPUTS
4 mA 3-state output stage (pin SYSCLK)
VOL
VOH
CL
LOW-level output voltage
HIGH-level output voltage
load capacitance
IOL = 2 mA
−
−
−
−
−
0.3VDDD
−
V
IOH = −2 mA
0.7VDDD
V
−
−
100
pF
µA
ILO(Z)
3-state leakage current
Vi = 0 to VDDD
±10
1999 Dec 03
18
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
SIF1 and SIF2 analog inputs
VSIF(max)(p-p) maximum composite SIF input
voltage before clipping
SIF input level adjustment
0 dB
−
−
−
−
941
−
−
−
−
−
mV
mV
mV
mV
(peak-to-peak value)
SIF input level adjustment
−10 dB
2976
59
VSIF(min)(p-p) minimum composite SIF input
voltage for lower limit of AGC
(peak-to-peak value)
SIF input level adjustment
0 dB
SIF input level adjustment
−10 dB
188
AGC
fi
AGC range
−
24
−
dB
input frequency
input resistance
input capacitance
FM deviation
4
9.2
−
MHz
kΩ
Ri
AGCLEV = 0
10
−
Ci
−
7.5
−
11
−
pF
∆fFM
∆fFM(FS)
B/G standard; THD < 1%
±100
±150
kHz
kHz
FM deviation full-scale level
terrestrial FM; level
adjustment 0 dB;
−
−
demodulator filter bandwidth
set to narrow
∆fFM(max)
C/NFM
C/NN
maximum FM deviation in high B/G standard; THD < 1%;
±335
−
−
−
−
−
−
kHz
deviation mode
demodulator filter bandwidth
set to extra wide
FM carrier-to-noise ratio
NFM bandwidth = 6 MHz;
white noise for S/N = 40 dB;
“CCIR468-2”; quasi peak
77
66
−
dB
------
Hz
NICAM carrier-to-noise ratio
NN bandwidth = 6 MHz; bit
error rate = 10−3; white
noise
−
dB
------
Hz
αct
crosstalk attenuation
SIF1 to SIF2
fi = 4 to 9.2 MHz
50
dB
Demodulator performance
Vo(nom)(rms)
nominal level output voltage
(RMS value)
note 1
400
500
0.3
600
0.5
mV
%
THD + N
total harmonic distortion plus
noise
from FM source to any
output; fi = 1 kHz; bandwidth
20 Hz to 20 kHz;
−
Vo = 1 V (RMS)
from NICAM source to any
output; fi = 1 kHz; bandwidth
20 Hz to 20 kHz;
−
0.1
0.3
%
Vo = 1 V (RMS)
1999 Dec 03
19
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
SYMBOL
S/N
PARAMETER
CONDITIONS
Vo = 1 V (RMS);
MIN.
TYP.
MAX.
UNIT
signal-to-noise ratio
“CCIR468-2”; quasi peak
SC1 from FM source to
any output
64
70
66
68
−
−
−
dB
dB
dB
SC2 from FM source to
any output
60
62
SC1 during use of high
deviation mode from FM
source to any output
NICAM source
NICAM in accordance with
“EBU specification”; note 2
B(−3dB)
−3 dB bandwidth
from FM source to any
output
14.5
14.5
−2
15
15
−
−
kHz
kHz
dB
from NICAM source to any
output
−
fresp
frequency response
20 Hz to 14 kHz
from FM/NICAM to any
output; reference 1 kHz
+1
αcd(dual)
αcs(stereo)
αAM
dual signal channel separation
stereo channel separation
AM suppression for FM
note 3
note 4
65
40
70
45
−
−
−
−
dB
dB
dB
AM: 1 kHz, 30% modulation; 50
reference: fi = 1 kHz; 50 kHz
deviation
dmAM
AM demodulation
SIF level 100 mV (RMS);
54% AM; 1 kHz AF;
36
45
−
dB
“CCIR468-2”; quasi peak
IDENTIFICATION FOR FM SYSTEMS
mpilot(ident)
pilot modulation for identification
25
50
27
75
%
C/Npilot(ident) pilot sideband C/N for
identification start
−
−
dB
------
Hz
hys(tun)
fident
hysteresis
−
−
2
dB
identification window
B/G stereo
slow mode
medium mode
fast mode
116.85
116.11
114.65
−
−
−
118.12 Hz
118.89 Hz
120.46 Hz
B/G dual
slow mode
medium mode
fast mode
273.44
−
−
−
−
−
−
274.81 Hz
276.20 Hz
277.60 Hz
272.07
270.73
ton(ident)
total identification time on
slow mode
medium mode
fast mode
−
−
−
2
s
s
s
1
0.5
1999 Dec 03
20
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
SYMBOL
PARAMETER
CONDITIONS
slow mode
MIN.
TYP.
MAX.
UNIT
toff(ident)
total identification time off
−
−
−
−
−
−
2
1
s
medium mode
fast mode
s
s
0.5
Mono and external inputs
Vi(nom)(rms)
Vi(cl)(rms)
Ri
nominal level input voltage
(RMS value)
note 1
−
500
1400
35
−
mV
mV
kΩ
clipping level input voltage
(RMS value)
THD < 3%; note 5
note 5
1250
28
−
input resistance
42
Analog audio outputs
Vo(clip)(rms)
clipping level output voltage
THD < 3%
1400
−
−
mV
(RMS value)
Ro
output resistance
AC load resistor
150
10
10
−
250
−
375
−
Ω
RL(AC)
RL(DC)
Co(L)
kΩ
kΩ
nF
mV
dB
DC load resistor
output load capacitor
static DC offset voltage
mute suppression
−
−
10
30
−
12
70
−
Voffset(DC)
αmute
−
nominal input signal from
any source; fi = 1 kHz;
note 1
80
Bline
bandwidth
from external and mono
20
−
−
kHz
source; −3 dB bandwidth
Gro
roll-off gain at 14.5 kHz
from any source
−3
−2
−
−
dB
dB
PSRR
power supply ripple rejection
fripple = 70 Hz;
40
45
Vripple = 100 mV (peak);
CVref = 47 µF; signal from
I2S-bus
Audio performance
THD + N total harmonic distortion plus
V
in/out = 1 V (RMS);
−
0.1
90
0.3
%
noise
fi = 1 kHz; bandwidth
20 Hz to 20 kHz; from
external/mono input to
output copy
S/N
signal-to-noise ratio
reference voltage
78
−
dB
V0 = 1.4 V (RMS);
fi = 1 kHz; “CCIR468-2”;
quasi peak; from external or
mono input to output copy
αct
crosstalk attenuation
channel separation
between any analog input
pairs; fi = 1 kHz
70
65
60
−
−
−
−
−
−
dB
dB
dB
αcs
between left and right of
external input pair
between left and right of
output pair
1999 Dec 03
21
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Crystal specification (fundamental mode)
fxtal
CL
crystal frequency
load capacitance
series capacitance
parallel capacitance
pulling sensitivity
note 6
−
−
−
−
−
24.576
20
−
−
−
7
−
MHz
pF
C1
20
fF
C0
−
pF
Φpull
CL changed from
18 to 16 pF
25
10–6
-----------
pF
RR
RN
equivalent series resistance
at nominal frequency
−
−
−
30
Ω
Ω
equivalent series resistance of
unwanted mode
2RR
−
∆T
XJ
temperature range
adjustment tolerance
drift
−20
−
+25
−
+70
±30
±30
±5
°C
10−6
10−6
XD
XA
across temperature range
−
−
ageing
−
−
10–6
-----------
year
Notes
1. Definition of levels and level setting:
a) The full-scale level for analog audio signals is VFS = 1.4 V (RMS). The nominal level at the digital crossbar switch
is defined at −15 dB (FS).
b) Nominal audio input levels: external, mono: 500 mV; −9 dB (FS).
2. Audio performance is limited by the dynamic range of the NICAM 728 system. Due to companding, the quantization
noise is never lower than −62 dB with respect to the input level.
3. FM source; in dual mode only A (respectively B) signal modulated; measured at B (respectively A) channel output;
Vo = 1 V (RMS) of modulated channel.
4. FM source; in stereo mode only L (respectively R) signal modulated; measured at R (respectively L) channel output;
Vo = 1 V (RMS) of modulated channel.
5. If the supply voltage for the TDA9874A is switched off, because of the ESD protection circuitry, all audio input pins
are short-circuited.
6. The Philips crystal (order number 9922 520 20106) is suitable for this application.
1999 Dec 03
22
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
Table 6 Level setting FM, AM and NICAM
0 dB (FS) = 1.4 V (RMS); FS = full-scale.
LEVEL
ADJUSTMENT
SETTING
TRANSMITTERNOMINAL
MODULATION DEPTH
NOMINAL LEVEL AT
DEMODULATOR OUTPUT
NOMINAL LEVEL DAC GAIN NOMINAL OUTPUT
SOURCE
AT CROSSBAR
SETTING
VOLTAGE VO
FM
M standard
15 kHz deviation
27 kHz deviation
−24 dB (FS)
−19 dB (FS)
+9 dB
−15 dB (FS)
+6 dB
500 mV (RMS)
(spread of ±0.5 dB
due to different
transmitter
FM
B/G, D/K, I
standard
+4 dB
references)
AM
L/L accent
standard
54%
−19 dB (FS)
−18 dB (FS)
−23 dB (FS)
+4 dB
+3 dB
+8 dB
NICAM
B/G, D/K,
L standard
−11.2 dB (FS)
−15.8 dB (FS)
NICAM
I standard
Table 7 Level setting SAT FM
0 dB (FS) = 1.4 V (RMS); FS = full-scale.
TRANSMITTER
SOURCE MAXIMUM MODULATION
DEPTH
LEVEL
ADJUSTMENT
SETTING
NOMINAL LEVEL AT
DEMODULATOR OUTPUT
MAXIMUM LEVEL DAC GAIN MAXIMUMOUTPUT
AT CROSSBAR
SETTING
VOLTAGE VO
SAT FM
stereo
50 kHz deviation
−13 dB (FS)
−9 dB (FS)
+4 dB
−9 dB (FS)
+6 dB
1 V (RMS)
SAT FM
mono
85 kHz deviation
0 dB
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10 I2C-BUS CONTROL
10.1 Introduction
10.2 Power-up state
After power-on reset respectively at power-up the device is
in the following state:
The TDA9874A is controlled only via the I2C-bus. Control
is exercised by writing data to one or more internal
registers. Status information can be read from an array of
registers to let the controlling microprocessor determine
whether any action is required.
• All outputs muted
• No sound carrier frequency loaded
• General purpose I/O pins ready for input (HIGH)
• Input SIF1 selected with:
The device has an I2C-bus slave transceiver in
accordance with the fast-mode specification with a
maximum speed of 400 kbits/s. Information about the
I2C-bus can be found in brochure “I2C-bus and how to use
it” (order number 9398 393 40011). To avoid conflicts in a
real application with other ICs providing similar or
complementing functions, there are four possible slave
addresses available, which can be selected by pins
ADDR1 and ADDR2 (see Table 8).
– AGC on
– SIF 10 dB attenuator off
– Small hysteresis.
• Demodulators for both sound carriers set to FM with:
– Identification for B/G, D/K, identification mode ‘slow’
– Level adjustment set to 0 dB
– De-emphasis 50 µs
– Dematrix set to mono
Table 8 Possible slave addresses
– Adaptive de-emphasis off.
SLAVE ADDRESS
ADDR2 ADDR1
• Analog outputs are muted and connected to DACs
• Digital audio interface all outputs off
• Monitor set to carrier 1 DC output.
A6 A5 A4 A3 A2 A1 A0
0
0
1
1
0
1
0
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
After power-on reset/power-up a device initialization has to
be performed via the I2C-bus to put the TDA9874A into the
proper mode of operation, in accordance with the desired
TV standard, etc. This can be done by writing to all
registers with a single I2C-bus transmission (such as a
refresh operation) or by writing selectively only to those
registers, the contents of which need to be changed with
regard to the power-up state. Easy Standard Programming
(ESP) can also be used.
The I2C-bus interface remains operational in the standby
mode of the TDA9874A to allow the device to be
reactivated via the I2C-bus.
The device will not respond to a ‘general call’ on the
I2C-bus, i.e. when a slave address of 0000 000 is sent by
a master.
1999 Dec 03
24
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3 Slave receiver mode
Commands and data will be processed as soon as they
have been received completely. Functions requiring more
than one byte will thus be executed only after all bytes for
that function have been received. If the transmission is
terminated (STOP condition) before all bytes have been
received, the incomplete data for that function is ignored.
As a slave receiver, the TDA9874A provides 26 registers
for storing commands and data. Each register is accessed
via a so-called subaddress. A subaddress can be thought
of as a pointer to an internal memory location.
Detailed descriptions of the slave receiver registers are
given in Sections 10.3.2 to 10.3.21.
Data patterns sent to the various subaddresses are not
checked for being illegal or not at that address, except for
the level adjustment functions.
It is allowed to send more than one data byte per
transmission to the TDA9874A. In this event, the
subaddress is automatically incremented after each data
byte, resulting in storing the sequence of data bytes at
successive register locations, starting at SUBADDRESS.
A transmission can start at any valid subaddress. Each
byte that is properly stored, is acknowledged with A
(acknowledge). If an attempt is made to write data to a
non-existing subaddress, the device acknowledges with
NA (not acknowledge), therefore telling the I2C-bus master
to abort the transmission. There is no ‘wrap-around’ of
subaddresses.
Detection of a STOP condition without a preceding
acknowledge bit is regarded as a bus error. In this case,
the last operation will not be executed.
Table 9 I2C-bus; slave address/subaddress/data format
S
SLAVE ADDRESS 0 A SUBADDRESS
A
DATA
A/NA
P
Table 10 Explanation of Table 9
BIT
FUNCTION
S
START condition
SLAVE ADDRESS
7-bit device address
0
data direction bit (write to device)
acknowledge
A
SUBADDRESS
address of register to write to
data byte to be written into register
acknowledge or not acknowledge
STOP condition
DATA
A/NA
P
Table 11 Format for a transmission employing auto-increment of subaddresses
S
SLAVE ADDRESS 0 A SUBADDRESS
A
DATA BYTE A
n data bytes with auto-increment of
subaddresses
DATA
A/NA
P
10.3.1 PROGRAMMING VIA THE I2C-BUS
The TDA9874A can be programmed in the same way as its predecessor (TDA9874H) using the subaddresses 0 to 24
or by using ESP.
1999 Dec 03
25
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.1.1 Programming via subaddresses 0 to 24
Subaddress 255 gives control of most standard dependent
settings of the IC; see ESP register in Section 10.3.23.
While programming the TDA9874A, by writing to
subaddresses 0 to 24, it is not allowed to access
subaddress 255. Writing data to subaddress 255 will
overwrite the data previously written to subaddresses
3 to 10. This may cause unwanted effects.
When using ESP it is recommended not to write data to
subaddresses 3 to 10.
A possible programming flow for using ESP and automatic
FM dematrixing (TVSM = 1 and IDSWFM = 1) is shown in
Table 12. It should be noted that the NICAM configuration
register and the level adjustment registers for FM and
NICAM are not affected by ESP.
10.3.1.2 Using Easy Standard Programming (ESP)
This facility simplifies programming by reducing the
amount of data to be set-up and transferred via the
I2C-bus.
Table 12 Programming the TDA9874A by using ESP and automatic FM dematrixing
REGISTER
CONTENT OF REGISTER
NUMBER
NAME
0
AGCCGR set AGCGR = 20H for using the −10 dB attenuator at the SIF input, otherwise write a 00H to
this register
1
GCONR
select the chosen SIF input pin by writing data to bit SIFSEL (bit 0) and choose the AGC
decay time corresponding to your application by writing the appropriate data to bit
AGCSLOW (bit 2)
2
MSR
set this register according to your sound mode detection algorithm
do NOT write data to these registers while using ESP
set FMMR = 80H to choose automatic FM dematrixing
see Table 38
3 to 10
11
−
FMMR
C1OLAR
C2OLAR
NCONR
NOLAR
NLELR
NUELR
12
13
see Table 39
14
set NCONR = 04H to select FM source automatically if NICAM is not available
see Table 42
15
16
set NLELR = 14H (default setting after Power-on reset) if no other value is chosen
set NUELR = 50H (default setting after Power-on reset) if no other value is chosen
17
18
AMCONR set AMCONR = F9H to enable all analog outputs
19
SDACOSR Set SDACOSR = 81H to select +6 dB gain (see Table 48) and NICAM or FM output.
20
AOSR
To select an internal source set AOSR = 80H to select dual A or set AOSR = C0H to select
dual B (if dual mode is transmitted) to all analog outputs. For selecting an external source
see Section 10.3.18.
21
22
23
24
DAICONR use only for I2S-bus output, see detailed description in Section 10.3.19
I2SOSR
I2SOLAR
use only for I2S-bus output, see detailed description in Section 10.3.20
use only for I2S-bus output, see detailed description in Section 10.3.21
MDACOSR Set MDACOSR = 82H to select dual A or set MDACOSR = 83H to select dual B (if dual
mode is transmitted) to all analog outputs. For selecting an external source see
Section 10.3.22.
255
ESP
see detailed description in Section 10.3.23
1999 Dec 03
26
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
Table 13 Overview of the slave receiver registers
DATA
SUBADDRESS
(DECIMAL)
FUNCTION
7
6
5
4
3
2
1
0
0
0
0
AGCLEV
B4
B3
B2
B1
B0
AGC gain selection
(ignored, if AGC on)
1
2
3
P2OUT
PEAK
B7
P1OUT
STDBY
INIT
MCSM1
B4
CLRPFR AGCSLOW AGCOFF
SIFSEL
MSS0
B0
general configuration
monitor select
0
0
MCSM0
B3
0
MSS1
B1
B6
B5
B2
carrier 1 frequency;
MS part
4
5
B7
B7
B6
B6
B5
B5
B4
B4
B3
B3
B2
B2
B1
B1
B0
B0
carrier 1 frequency
carrier 1 frequency;
LS part
6
B7
B6
B5
B4
B3
B2
B1
B0
carrier 2 frequency;
MS part
7
8
B7
B7
B6
B5
B5
B5
B4
B4
B3
B3
B2
B2
B1
B1
B0
B0
carrier 2 frequency
carrier 2 frequency;
LS part
9
IDMOD1
IDMOD0
IDAREA
FILTBW1 CH2MOD1 CH2MOD0 FILTBW0 CH1MODE demodulator
configuration
10
11
12
ADEEM2
IDSWFM
0
FMDSC23 FMDSC22 FMDSC21 ADEEM1 FMDSC13 FMDSC12 FMDSC11 FM de-emphasis
0
0
0
0
0
0
FDMS2
B2
FDMS1
B1
FDMS0
B0
FM dematrix
B4
B3
channel 1 output level
adjustment
13
0
0
0
B4
B3
B2
B1
B0
channel 2 output level
adjustment
14
15
DCXOPULL DCXOTEST
0
0
DOUTEN
B4
0
AMSEL
B2
NDEEM
B1
AMUTE
B0
NICAM configuration
0
0
B3
NICAM output level
adjustment
16
B7
B6
B5
B4
B3
B2
B1
B0
NICAM lower error limit
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
DATA
SUBADDRESS
(DECIMAL)
FUNCTION
7
6
5
4
3
2
1
0
17
18
19
B7
1
B6
MUTI2S
0
B5
1
B4
1
B3
1
B2
B1
B0
1
NICAM upper error limit
audio mute control
MUTSOUT MUTMOUT
SDGS1
AVL1
AVL0
SDGS0
0
SDOS1
SDOS0
stereo DAC output
select
20
21
TVSM
0
CSM2
0
CSM1
0
CSM0
MOS1
MOS0
SSS1
SSS0
analog output select
SYSCL1
SYSCL0
SYSOUT
I2SFORM
IS2OUT digital audio interface
configuration
22
23
TVSMIIS
0
ICSM2
0
ICSM1
0
ICSM0
B3
0
0
ISS1
B0
ISS0
B0
I2S-bus output select
I2S-bus output level
adjustment
B2
B1
24
25
MDGS1
0
0
0
0
0
0
0
MDGS0
0
0
0
MDOS1
0
MDOS0 mono DAC output select
0
reserved
ESP
255
FILTBW1
FILTBW0
IDMOD1
IDMOD0
EPB3
EPB2
EPB1
EPB0
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.2 AGC GAIN REGISTER (AGCGR)
If the Automatic Gain Control (AGC) function is switched off in the general configuration register (see Section 10.3.3) the
contents of this register defines a fixed gain of the SIF input stage. The input voltages given are meant to generate a
nearly full-scale output from the SIF ADC. If the AGC is on, the AGC gain setting is ignored. After switching off the AGC
function, the latest gain control setting is copied to the AGC gain register. If the AGC input level shift bit (AGCLEV) is set
to HIGH the input signal is scaled with −10 dB. The AGCLEV bit is also active if the AGC function is enabled.
The default setting after power-on reset is ‘0000 0000’.
In Table 16 the stated step number corresponds with the SIF level read from subaddress 7 (see Section 10.4.6); the input
voltages should be considered as approximate target values.
Table 14 AGC gain register (subaddress 0)
7
6
5
4
3
2
1
0
0
0
AGCLEV
AGCB4
AGCB3
AGCB2
AGCB1
AGCB0
Table 15 Description of the AGCGR bits
BIT
NAME
DESCRIPTION
7
6
5
−
−
this bit is not used and should be set to a logic 0
this bit is not used and should be set to a logic 0
AGCLEV
If the AGC input level shift bit AGCLEV is set to HIGH the input signal is scaled with
−10 dB. The AGCLEV bit is also active if the automatic gain function is enabled.
4
3
2
1
0
AGCB4
AGCB3
AGCB2
AGCB1
AGCB0
If the automatic gain control function is switched off in the general configuration register,
the contents of this register will define a fixed gain of the AGC stage.
1999 Dec 03
29
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
Table 16 AGC gain register
7
6
5
4
3
2
1
0
AGC GAIN
(dB)
MAX. SIF INPUT
VOLTAGE (mV; RMS)
−
−
AGCLEV AGCB4 AGCB3 AGCB2 AGCB1 AGCB0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0.0
0.8
333/1052
304/963
278/881
255/806
233/737
213/674
195/617
178/564
163/516
149/472
136/432
125/395
114/361
104/330
96/302
87/276
80/253
73/231
67/212
61/194
56/177
51/162
47/148
43/135
39/124
36/113
33/104
30/95
1.5
2.3
3.1
3.9
4.6
5.4
6.2
7.0
7.7
8.5
9.3
10.1
10.8
11.6
12.4
13.2
13.9
14.7
15.5
16.3
17.0
17.8
18.6
19.4
20.1
20.9
21.7
22.5
23.2
24.0
27/87
25/79
23/73
21/66
1999 Dec 03
30
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.3 GENERAL CONFIGURATION REGISTER (GCONR)
The default setting after power-on reset is ‘1100 0000’.
Table 17 General configuration register (subaddress 1)
7
6
5
4
3
2
1
0
P2OUT
P1OUT
STDBY
INIT
CLRPFR
AGCSLOW
AGCOFF
SIFSEL
Table 18 Description of the GCONR bits
BIT
SYMBOL
DESCRIPTION
7
6
P2OUT
P1OUT
General purpose I/O pins 1 and 2: these bits control the general purpose input/output
pins. The contents of these bits is written directly to the corresponding pins. If an input is
desired, the bits must be set HIGH to allow the pins to be pulled LOW externally. Input
from the pins is reflected in the device status register (see Section 10.4.1). P1OUT is
recommended to be used for switching an SIF trap for the adjacent picture carrier in
designs that employ such a trap.
5
4
STDBY
INIT
Standby mode on/off: when STDBY = 1 the TDA9874A is set to the standby mode.
Most functions are disabled and power dissipation is somewhat reduced. When
STDBY = 0, the TDA9874A is in its normal mode of operation. On return from standby
mode, the device is in its Power-on reset mode and needs to be reinitialized with data
defined by the user.
Initialize to default settings: when INIT = 1 it causes initialization of TDA9874A to its
default settings. This has the same effect as a Power-on reset. In the event of a conflict
between the default settings and any bit set HIGH in this register, the bits actually
written to this register will overwrite the default settings. This bit is automatically reset to
LOW after initialization has been completed. When set LOW, the TDA9874A is in its
normal mode of operation.
3
2
CLRPFR
Clear power failure register: when CLRPFR = 1 it resets the clear power failure
register. This bit is automatically reset to CLRPFR = 0 after bit PFR in the device status
register has been read.
AGCSLOW AGC decay time: when AGCSLOW = 1 a longer decay time and larger hysteresis are
selected for input signals with strong video modulation (conventional intercarrier). This
bit has only an effect, when bit AGCOFF = 0. When AGCSLOW = 0, it selects normal
attack and decay times for the AGC and a small hysteresis.
1
0
AGCOFF
AGC on/off: when AGCOFF = 1 it forces the AGC block to a fixed gain as defined in the
AGC gain register (see Section 10.3.2). When AGCOFF = 0, the AGC function is
enabled and the contents of the AGC gain register are ignored.
SIFSEL
SIF input select: when SIFSEL = 1 it selects pin SIF2 for input (recommended for
satellite tuner). When SIFSEL = 0, pin SIF1 (recommended for terrestrial TV) is
selected.
1999 Dec 03
31
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.4 MONITOR SELECT REGISTER (MSR)
This register is used to define the signal source (the level of which is to be monitored) and the signal channel. Data can
be monitored e.g. before or after the DC filter at the FM/AM demodulator outputs. The peak level of signals can also be
observed. The last available data sample can be read out in the I2C-bus slave transmitter mode (see Section 10.4.5).
Phase means the differentiated phase output of the FM demodulator and is provided when the demodulator operates in
FM mode. The magnitude is supplied in AM mode.
The default setting after power-on reset is ‘0000 0000’.
Table 19 Monitor select register (subaddress 2)
7
6
5
4
3
2
1
0
PEAK
0
0
MCSM1
MCSM0
0
MSS1
MSS0
Table 20 Description of the MSR bits
BIT
SYMBOL
DESCRIPTION
7
PEAK
Peak level select: when PEAK = 1 it selects the rectified peak level of a source to be
monitored. Peak level value is reset to logic 0 after read-out (see read registers
5 and 6). After changing the monitor signal source for peak calculation it is advisable to
ignore the first read-out value due to stored data from previous calculations.
6
5
4
3
2
1
0
−
−
these 2 bits are not used and should be set to logic 0
MCSM1
MCSM0
−
Signal channel select: the state of these 2 bits determine which signal channel is
selected; see Table 21.
this bit is not used and should be set to logic 0
MSS1
MSS0
Signal source select: the state of these 2 bits determine which signal source is
selected; see Table 22.
Table 21 Signal channel selection
Table 22 Signal source selection
MCSM1
MCSM0
SIGNAL CHANNEL
MSS1
MSS0
SIGNAL SOURCE
0
0
0
0
DC output of FM/AM
demodulator
CH1 + CH2
-----------------------------
2
0
1
magnitude/phase output
of FM/AM demodulator
0
1
1
0
CH1
CH2
1
1
0
1
FM/AM path output
NICAM path output
1999 Dec 03
32
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.5 CARRIER 1 FREQUENCY REGISTER (C1FR)
where:
data = 24-bit frequency control word
This register should not be used when applying ESP.
Three bytes are required to define a 24-bit frequency
control word to represent the sound carrier (i.e. mixer)
frequency. These three bytes are stored at
subaddresses 3 to 5; subaddress 3 being the high byte.
Execution of the command starts only after all bytes have
been received. If an error occurs, e.g. a premature STOP
condition, partial data for this function is ignored. The
sound carrier frequency can be calculated in accordance
with the following formula:
fmix = desired sound carrier frequency
fclk = 12.288 MHz (clock frequency of mixer)
2
24 = 16777216 (number of steps in a 24-bit word size).
Example: A 5.5 MHz sound carrier frequency will be
generated by sending the following sequence of data
bytes to the TDA9874A (data = 7509333 in decimal
notation or 729555 in hexadecimal notation):
01110010 10010101 01010101.
f
The default setting after power-on reset is ‘0000 0000’ for
all three bytes.
data = mix × 2 24
--------
fclk
Table 23 Carrier 1 frequency register high byte (subaddress 3)
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0
Table 24 Carrier 1 frequency register middle byte (subaddress 4)
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0
Table 25 Carrier 1 frequency register low byte (subaddress 5)
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0
10.3.6 CARRIER 2 FREQUENCY REGISTER (C2FR)
This register should not be used when applying ESP. The format is the same as for sound carrier 1, except
subaddresses 6 to 8 are used. Subaddress 6 holds the high byte.
If the C2FR is used, it will be for either the second FM sound carrier of a terrestrial or satellite FM program or the NICAM
sound carrier.
1999 Dec 03
33
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.7 DEMODULATOR CONFIGURATION REGISTER (DCONR)
This register should not be used when applying ESP. The default setting after power-on reset is ‘0000 0000’.
Table 26 Demodulator configuration register (subaddress 9)
7
6
5
4
3
2
1
0
IDMOD1
IDMOD0
IDAREA
FILTBW1
CH2MOD1
CH2MOD0
FILTBW0
CH1MODE
Table 27 Description of the DCONR bits
BIT
SYMBOL
DESCRIPTION
7
6
IDMOD1
IDMOD0
Identification mode for FM sound: these bits define the integrator time of the FM
identification. A valid result may be expected after twice this time has expired, at the
latest. The longer the time, the more reliable the identification; see Table 28.
5
IDAREA
Application area for FM identification: when IDAREA = 1 it selects the FM
identification frequencies in accordance with the specification for Korea. When
IDAREA = 0, frequencies for Europe are selected (B/G and D/K standard).
4
3
2
FILTBW1
selects filter bandwidth in accordance with Table 30
CH2MOD1 Channel 2 receive mode: these bits control the hardware for the second sound carrier
in accordance with Table 29. The NICAM mode employs a wider bandwidth of the
decimation filters than the FM mode.
CH2MOD0
1
0
FILTBW0
selects filter bandwidth in accordance with Table 30
CH1MODE Channel 1 receive mode: when CH1MODE = 1 it selects the hardware for the first
sound carrier to operate in AM mode. When CH1MODE = 0 the FM mode is assumed.
This applies to both terrestrial and satellite FM reception.
Table 28 Identification mode
IDMOD1
IDMOD0
IDENTIFICATION MODE
0
0
1
1
0
1
0
1
slow
medium
fast
off/reset, recommended during use of high deviation mode
Table 29 Channel 2 receive mode
CH2MOD1
CH2MOD0
CHANNEL 2
0
0
1
0
1
0
FM
AM
NICAM
1999 Dec 03
34
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
Table 30 Filter bandwidth for channel 1 and channel 2; note 1
FILTER BANDWIDTH
FILTBW1
FILTBW0
FILTER MODES
CHANNEL 1 CHANNEL 2
0
0
0
1
narrow
narrow
Recommended for nominal terrestrial broadcast
conditions and SAT with 2 carriers
extra wide
narrow
Recommended for highly overmodulated single FM
carriers. Only channel 1 is available for FM
demodulation in this mode. NICAM can still be
processed on channel 2.
1
1
0
1
medium
wide
medium
wide
Recommended for moderately overmodulated
broadcast conditions
Recommended for strongly overmodulated broadcast
conditions
Note
1. It is recommended to switch the FM sound mode identification off whenever the received program is not a terrestrial
2-carrier sound. Switching the identification off will reset the associated hardware to a defined state.
10.3.8 FM DE-EMPHASIS REGISTER (FMDR)
This register should not be used when applying ESP. This register is used to select the proper de-emphasis
characteristics as appropriate for the standard of the received carrier. Bits 3 to 0 apply to sound carrier 1, bits 7 to 4 apply
to sound carrier 2. In the event of A2 reception, both groups must be set to the same characteristics.
The default setting after power-on reset is ‘0000 0000’.
Table 31 FM De-emphasis register (subaddress 10)
7
6
5
4
3
2
1
0
ADEEM2
FMDSC23
FMDSC22
FMDSC21
ADEEM1
FMDSC13
FMDSC12
FMDSC11
Table 32 Description of the FMDR bits
BIT
SYMBOL
DESCRIPTION
7
ADEEM2 Adaptive de-emphasis on/off sound carrier 2: when ADEEM2 = 1 it activates the
adaptive de-emphasis function (for Wegener-Panda 1 encoded programs), which is
required for certain satellite FM channels. The standard FM de-emphasis must then be
set to 75 µs. When ADEEM2 = 0, the adaptive de-emphasis is off.
6
5
4
3
FMDSC23 FM de-emphasis: the state of these 3 bits determines the FM de-emphasis for sound
carrier 2; see Table 33.
FMDSC22
FMDSC21
ADEEM1
Adaptive de-emphasis on/off sound carrier 1: when ADEEM1 = 1 it activates the
adaptive de-emphasis function (for Wegener-Panda 1 encoded programs), which is
required for certain satellite FM channels. The standard FM de-emphasis must then be
set to 75 µs. When ADEEM1 = 0, the adaptive de-emphasis is off.
2
1
0
FMDSC13 FM de-emphasis: the state of these 3 bits determines the FM de-emphasis for sound
carrier 1; see Table 33.
FMDSC12
FMDSC11
1999 Dec 03
35
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
Table 33 De-emphasis
FMDSC23; FMDSC13
FMDSC22; FMDSC12
FMDSC21;FMDSC11
DE-EMPHASIS(1)
0
0
0
0
1
0
0
1
1
0
0
1
0
1
0
50 µs
60 µs
75 µs
J17(2)
off
Notes
1. The FM de-emphasis gain is 0 dB at 40 Hz.
2. Not used in any known terrestrial TV sound standard. NICAM de-emphasis is selected in the NICAM configuration
register; see Table 41.
10.3.9 FM DEMATRIX REGISTER (FMMR)
This register is used to select the proper dematrixing characteristics as appropriate for the standard of the received
carrier and the related sound mode identification. For the dematrixing, it is assumed that the output from sound carrier 1
is on channel 1 input. Bits 3 to 6 are not used.
The default setting after power-on reset is ‘0000 0000’.
Table 34 FM dematrix register (subaddress 11)
7
6
5
4
3
2
1
0
IDSWFM
0
0
0
0
FDMS2
FDMS1
FDMS0
Table 35 Description of the FMMR bits
BIT
SYMBOL
DESCRIPTION
7
IDSWFM
Automatic FM-dematrix switching: if set to logic 1, the FM dematrix is switched
automatically in dependence on the current FM identification result. In case of stereo,
the type of stereo dematrixing (Europe or Korea) is determined by bit IDAREA in
subaddress 9. Bits FDMS2, FDMS1 and FDMS0 are ignored and the dematrix output is
set according to Table 37. With channel 2 in NICAM mode, mono (channel 1) is always
selected.
6
5
4
3
2
1
0
−
these 4 bits are not used and should be set to logic 0
−
−
−
FDMS2
FDMS1
FDMS0
Dematrixing characteristics select: the state of these 3 bits select the dematrixing
characteristics; see Table 36
1999 Dec 03
36
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
Table 36 Selection of the dematrixing characteristics (manual mode)
FDMS2
FDMS1
FDMS0
L OUTPUT
R OUTPUT
MODE
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
CH1
CH2
CH1
CH2
CH2
CH1
CH2
mono 1
mono 2
CH1
dual
CH2
dual swapped
stereo Europe
stereo Korea −6 dB
2CH1 − CH2
CH1 + CH2
-----------------------------
2
CH1 – CH2
-----------------------------
2
1
1
0
CH1 + CH2
CH1 − CH2
stereo Korea
Table 37 Setting of the dematrixing characteristics (automatic mode)
IDENTIFICATION MODE
L OUTPUT
R OUTPUT
Mono
CH1
2CH1 − CH2
CH1 + CH2
CH1
CH1
CH2
Stereo
Europe
Korea
CH1 − CH2
CH2
Dual
1999 Dec 03
37
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.10 CHANNEL 1 OUTPUT LEVEL ADJUSTMENT REGISTER (C1OLAR)
This register is used to correct for standard and station-dependent differences of signal levels. Table 38 applies to the
FM dematrix output channel 1.
The default setting after power-on reset is ‘0000 0000’.
Table 38 Channel 1 output level adjustment register (subaddress 12)
The selected gain is also applied to the FM signal channel 1 for input to the mono channel.
7
6
5
4
3
2
1
0
GAIN SETTING (dB)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
+15
+14
+13
+12
+11
+10
+9
+8
+7
+6
+5
+4
+3
+2
+1
0
not defined
−1
−2
−3
−4
−5
−6
−7
−8
−9
−10
−11
−12
−13
−14
−15
1999 Dec 03
38
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.11 CHANNEL 2 OUTPUT LEVEL ADJUSTMENT REGISTER (C2OLAR)
This register is used to correct for standard and station-dependent differences of signal levels. Table 39 applies to the
FM dematrix output channel 2 in its FM and AM modes. In the event of FM stereo or FM dual language reception,
channels 1 and 2 should be adjusted to the same level. The default setting after power-on reset is ‘0000 0000’.
Table 39 Channel 2 output level adjustment register (subaddress 13)
The gain chosen is also applied to the FM signal channel 1 for input to the mono channel.
7
6
5
4
3
2
1
0
GAIN SETTING (dB)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
+15
+14
+13
+12
+11
+10
+9
+8
+7
+6
+5
+4
+3
+2
+1
0
not defined
−1
−2
−3
−4
−5
−6
−7
−8
−9
−10
−11
−12
−13
−14
−15
1999 Dec 03
39
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.12 NICAM CONFIGURATION REGISTER (NCONR)
The default setting after power-on reset is ‘0000 0000’.
Table 40 NICAM configuration register (subaddress 14)
7
6
5
4
3
2
1
0
DCXOPULL DCXOTEST
0
DOUTEN
0
AMSEL
NDEEM
AMUTE
Table 41 Description of the NCONR bits; see notes 1 to 4
BIT
SYMBOL
DESCRIPTION
7
DCXOPULL DCXO frequency select: selects DCXO lower or upper test frequency during DCXO
test mode. When DCXOPULL = 1 it sets the DCXO to the lower DCXO frequency. When
DCXOPULL = 0 it sets the DCXO to its higher frequency.
6
DCXOTEST DCXO test mode enable: when DCXOTEST = 1 it enables the DCXO test mode
(available only during FM mode). In this mode frequency pulling via DCXOPULL is
enabled. When DCXOTEST = 0 it enables normal operation.
5
4
−
this bit is not used and should be set to logic 0
DOUTEN
Data output enable: when DOUTEN = 1 it enables the output of the NICAM serial data
stream from the DQPSK demodulator and of the associated clock, PCLK. When
DOUTEN = 0, both outputs will be 3-stated.
3
2
−
this bit is not used and should be set to logic 0
AMSEL
Auto-mute select: when AMSEL = 1 the auto-mute will switch between NICAM sound
and the analog mono input. This bit only has an effect when the auto-mute function is
enabled and when the DAC has been selected in the analog output select register
(see Section 10.3.18). When AMSEL = 0, the auto-mute will switch between NICAM
sound and the sound on the first sound carrier (i.e. FM mono or AM).
1
0
NDEEM
AMUTE
De-emphasis on/off: when NDEEM = 1 it switches the NICAM J17 de-emphasis off.
When NDEEM = 0 it switches the NICAM J17 de-emphasis on.
Auto-muting on/off: when AMUTE = 1 automatic muting is disabled. This bit only has
an effect when the second sound carrier is set to NICAM. When AMUTE = 0 it enables
the automatic switching between NICAM and the program on the first sound carrier (i.e.
FM mono or AM), depending on the NICAM bit error rate. The FM dematrix should be
set to the mono position or IDSWFM (subaddress 11) should be set.
Notes
1. The decision of whether auto-muting is permitted will be taken by the controlling microprocessor based on
information contained in the TDA9874A’s status registers. Thus, it depends on the strategy implemented in the
software whether the auto-mute function is in accordance with “NICAM 728 ETS Revised for Data Applications” or
any other preference.
2. The NICAM de-emphasis gain is 0 dB at 40 Hz.
3. The AMSEL bit has only an effect on the analog sound outputs (OUTL, OUTR and OUTM). With regard to the digital
sound output (I2S-bus), the auto-mute will only switch between NICAM and the first sound carrier.
4. The DCXO test mode is intended for checking the DCXO control range with the actually used PCB layout and crystal
type. During normal operation, the DCXO test mode should not be used.
1999 Dec 03
40
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.13 NICAM OUTPUT LEVEL ADJUSTMENT REGISTER (NOLAR)
This register is used to correct for standard and station-dependent differences of signal levels. Table 42 applies to both
NICAM sound outputs. The default setting after power-on reset is ‘0000 0000’.
Table 42 NICAM output level adjustment register (subaddress 15)
7
6
5
4
3
2
1
0
GAIN SETTING (dB)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
+15
+14
+13
+12
+11
+10
+9
+8
+7
+6
+5
+4
+3
+2
+1
0
not defined
−1
−2
−3
−4
−5
−6
−7
−8
−9
−10
−11
−12
−13
−14
−15
1999 Dec 03
41
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.14 NICAM LOWER ERROR LIMIT REGISTER (NLELR)
The difference between the upper and lower error limit
constitutes a hysteresis to avoid frequent switching
between NICAM and the program on the 1st sound carrier.
When the auto-mute function is enabled
(see Section 10.3.12) and the NICAM bit error count is
lower than the value contained in this register, the NICAM
signal is selected (again) for reproduction; see also
Section 10.3.15.
The default setting after power-on reset is ‘0101 0000’.
Table 44 NICAM upper error limit register
(subaddress 17)
The default setting after power-on reset is ‘0001 0100’.
7
6
5
4
3
2
1
0
Table 43 NICAM lower error limit register
B7
B6
B5
B4
B3
B2
B1
B0
(subaddress 16)
10.3.16 AUDIO MUTE CONTROL REGISTER (AMCONR)
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0
Only bits 6, 2 and 1 are used. The state of the unused bits
should be set to logic 1. When any of these bits is set
HIGH, the corresponding pair of output channels will be
muted. A LOW bit allows normal signal output.
10.3.15 NICAM UPPER ERROR LIMIT REGISTER (NUELR)
When the auto-mute function is enabled
(see Section 10.3.12) and the NICAM bit error count is
higher than the value contained in this register, the signal
of the first sound carrier (i.e. FM mono or AM sound) or the
analog mono input is selected for reproduction.
The default setting after power-on reset is ‘1111 1111’.
Table 45 Audio mute control register (subaddress 18)
7
6
5
4
3
2
1
0
1
MUTI2S
1
1
1
MUTSOUT
MUTMOUT
1
Table 46 Description of the AMCONR bits
BIT
SYMBOL
DESCRIPTION
this bit is not used and should be set to logic 1
Mute I2S-bus output: when MUTI2S = 1 it mutes the I2S-bus output
7
6
5
4
3
2
1
0
−
MUTI2S
−
−
−
these 3 bits are not used and should be set to logic 1
MUTSOUT Mute Stereo Output: if MUTSOUT = 1 the analog stereo output is muted
MUTMOUT Mute Mono Output: if MUTMOUT = 1 the analog mono output is muted
−
this bit is not used and should be set to logic 1
1999 Dec 03
42
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.17 STEREO DAC OUTPUT SELECT REGISTER
(SDACOSR)
Table 49 AVL control mode
The AVL attack time is always 10 ms.
This register is used to define the signal source to be
entered into the DAC. The stereo DAC output can be
routed to the analog stereo output pins, depending on the
setting in the AOSR; see Section 10.3.18.
AVL1
AVL0
AVL MODE
0
0
1
1
0
1
0
1
off or reset
short decay (2 s)
medium decay (4 s)
long decay (8 s)
A simplified setting is possible, if automatic FM dematrix
switching (see Section 10.3.9) and auto-select
(see Section 10.3.18) is applied.
Table 50 Signal source left and right
SIGNAL SOURCE STEREO
The two combinations of FM and NICAM shown in
Table 50 apply to the (rare) condition that three different
languages are being broadcast in an FM + NICAM system.
They allow for a two-out-of-three selection for special
applications. It should be noted that the controlling
microprocessor has to assure that the FM dematrix is set
to the mono position or that IDSWFM is set HIGH.
DAC
SDOS1 SDOS0
LEFT
FM/AM
RIGHT
FM/AM
0
0
1
1
0
1
0
1
NICAM left
FM/AM
NICAM right
NICAM M1
NICAM M2
An additional Automatic Volume Level (AVL) control
function is implemented, which provides a constant output
level of −23 dB (FS) for input levels between 0 and
−29 dB (FS). There are some fixed decay time constants
to choose from, i.e. 2, 4 or 8 s.
FM/AM
The auto-select function is available only if SDOS1 and
SDOS0 are set to ‘00’ or ‘01’. Matrixing can be set in the
analog output select register.
The automatic stereo DAC switching, operating similar to
the mono DAC switching, is shown in Table 56.
10.3.18 ANALOG OUTPUT SELECT REGISTER (AOSR)
The default setting after power-on reset is ‘0000 0000’.
Bits 2 and 6 are not used and should be set to logic 0.
This register is used to define both the signal source to be
output at the analog outputs and the output channel
selector mode.
Table 47 Stereo DAC output select register
(subaddress 19)
The DAC outputs are automatically muted in the event that
one of the analog inputs is selected for output.
7
6
5
4
3
2
1
0
SDGS1 0 AVL AVL SDGS0 0 SDOS1 SDOS0
L + R
2
The
position of the matrix applies only to the DAC
-------------
1
0
outputs, it is not available for analog input signals.
Table 48 Selection of stereo DAC gain
The default setting after power-on reset is ‘0000 0000’.
DAC GAIN
(dB)
SDGS1
SDGS0
0
0
1
1
0
1
0
1
0
3
6
9
1999 Dec 03
43
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
Table 51 Analog output select register (subaddress 20)
7
6
5
4
3
2
1
0
TVSM
CSM2
CSM1
CSM0
MOS1
MOS0
SSS1
SSS0
Table 52 Description of the AOSR bits
BIT
SYMBOL
DESCRIPTION
7
TVSM
Auto-select function: for TV applications, only in combination with IDSWFM set HIGH.
If set HIGH switches the matrix automatically depending on the IDSTE, IDDUA bits for
FM and the S/MB, D/SB bits for NICAM (see Sections 10.4.1 and 10.4.2).
6
5
4
3
2
1
0
CSM2
CSM1
CSM0
MOS1
MOS0
SSS1
SSS0
Output channel selection mode, stereo output: these 3 bits select the output
channel selection mode; see Table 53
Signal source for mono output: these 2 bits select the signal source for the mono
output; see Table 54
Signal source for stereo output: these 2 bits select the signal source for the stereo
output; see Table 55
Table 53 Output channel selection mode for stereo output (TVSM = LOW)
CSM2
CSM1
CSM0
L OUTPUT
R OUTPUT
REMARK
0
0
0
0
1
0
0
1
1
0
0
1
0
1
0
L input
L input
R input
R input
R input
L input
R input
L input
−
−
−
−
not allowed during use of high deviation mode
L + R
-------------
2
L + R
-------------
2
Table 54 Signal source selection analog mono output
MOS1
MOS0
SIGNAL SOURCE
mono DAC
0
0
1
1
0
1
0
1
external input L
external input R
mono input
Table 55 Signal source selection stereo output
SSS1
SSS0
SIGNAL SOURCE
0
0
1
1
0
1
0
1
DAC
reserved
external input
mono input
1999 Dec 03
44
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
Table 56 Auto-select function (TVSM = HIGH and IDSWFM = HIGH): FM mode/NICAM mode for stereo DAC
OUTPUT CHANNEL SELECTION
FM IDENT/NICAM SOUND MODE
AUTO-MUTE = HIGH
MODE
AND CH2MOD = 10
CSM2
CSM1
CSM0
MONO
STEREO
DUAL
0
0
0
1
X(1)
0
M/M
M/M
L/R
L/R
A/A
B/B
FM/AM: M/M
FM/AM: M/M
Note
1. X = don’t care.
Signal source selection bits SDOS1 and SDOS0 must be set to 0X for FM mode (including FM mode by switching if
auto-mute select is set LOW) or 01 for NICAM mode, when using the auto-select function.
10.3.19 DIGITAL AUDIO INTERFACE CONFIGURATION REGISTER (DAICONR)
The default setting after Power-on reset is 00000000.
Table 57 Digital Audio Interface Configuration Register (subaddress 21)
7
6
5
4
3
2
1
0
0
0
0
SYSCL1
SYSCL0
SYSOUT
I2SFORM
I2SOUT
Table 58 Description of the DAICONR bits
BIT
SYMBOL
DESCRIPTION
these 3 bits are not used and should be set to logic 0
7
6
5
4
3
2
−
−
−
SYSCL1
SYSCL0
SYSOUT
System clock frequency select: these 2 bits select the frequency of the system clock;
see Table 59
System clock output on/off: when SYSOUT = 1 it enables the output of a system (or
master) clock signal at pin SYSCLK. When SYSOUT = 0, the output will be off, thereby
improving EMC performance.
1
0
I2SFORM
I2SOUT
Serial output format: when I2SFORM = 1 it selects an MSB-aligned, MSB-first output
format, i.e. a level change at the word select pin indicates the beginning of a new audio
sample. When I2SFORM = 0, it selects the standard I2S-bus output format.
I2S-bus output on/off: when I2SOUT = 1 it enables the output of serial audio data
(2 pins) plus serial bit clock and word select in a format determined by the I2SFORM bit.
The TDA9874A then is an I2S-bus master. When I2SOUT = 0, the outputs mentioned
will be 3-stated, thereby improving EMC performance.
Table 59 System clock frequency select
FREQUENCY
(MHz)
SYSCL1
SYSCL0
SYSCLK OUTPUT
0
0
1
1
0
1
0
1
256fs
384fs
512fs
768fs
8.192
12.288
16.384
24.576
1999 Dec 03
45
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.20 I2S-BUS OUTPUT SELECT REGISTER (I2SOSR)
This register is used to define both the signal source to be output at the I2S-bus port and the mode of the digital matrix
for signal selection.
The two combinations of FM and NICAM shown in Table 62 apply to the (rare) condition that three different languages
are being broadcast in an FM + NICAM system. They allow for a two-out-of-three selection for special applications.
It should be noted that the controlling microprocessor has to assure that the FM dematrix is set to the mono position or
IDSWFM is set HIGH. If the I2S-bus signal source is set to FM left or FM right it is influenced by the automatic FM
dematrix switching (see subaddress 11).
The default setting after power-on reset is ‘0000 0000’.
Table 60 I2S-bus output select register (subaddress 22)
7
6
5
4
3
2
1
0
TVSMIIS
ICSM2
ICSM1
ICSM0
0
0
ISS1
ISS0
Table 61 Description of the I2SOSR bits
BIT
SYMBOL
DESCRIPTION
7
TVSMIIS
Auto-select function: for TV applications, only in combination with IDSWFM set HIGH.
If set HIGH switches the matrix automatically depending on the IDSTE, IDDUA bits for
FM and the S/MB, D/SB bits for NICAM in transmitters subaddresses 0 and 1
(see Sections 10.4.1 and 10.4.2).
6
5
4
3
2
1
0
ICSM2
ICSM1
ICSM0
−
Output channel selection mode: these 3 bits select the output channel selection
mode; see Table 62
these 2 bits are not used and should be set to logic 0
−
ISS1
ISS0
Signal source: these 2 bits select the signal source; see Table 62
1999 Dec 03
46
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
Table 62 Mode of the digital matrix for signal selection (TVSMIIS = LOW)
ICSM2
ICSM1
ICSM0
L OUTPUT
R OUTPUT
REMARK
0
0
0
0
1
0
0
1
1
0
0
1
0
1
0
L input
L input
R input
R input
R input
L input
R input
L input
−
−
−
−
not allowed
during use of high
deviation mode
L + R
-------------
2
L + R
-------------
2
Table 63 Signal source left and right; note 1
SIGNAL SOURCE I2S-BUS OUTPUT
ISS1
ISS0
LEFT
RIGHT
0
0
1
1
0
1
0
1
FM/AM left
NICAM left
FM/AM
FM/AM right
NICAM right
NICAM M1
NICAM M2
FM/AM
Note
1. The auto-select function is available only if ISS1 and ISS0 are set to ‘00’ or ‘01’.
Table 64 Auto-select function (TVSMIIS = HIGH and IDSWFM = HIGH): FM mode/NICAM mode for I2S-bus output
I2S-BUS OUTPUT
ICSM1
FM IDENT/NICAM SOUND MODE
AUTO-MUTE = HIGH AND
CH2MOD = 10
ICSM2
ICSM0
MONO
M/M
STEREO
L/R
DUAL
A/A
0
0
0
1
X(1)
0
FM/AM: M/M
FM/AM: M/M
M/M
L/R
B/B
Note
1. X = don’t care.
1999 Dec 03
47
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.21 I2S-BUS OUTPUT LEVEL ADJUSTMENT REGISTER (I2SOLAR)
This register is used to adjust the output level at the I2S-bus port. Left and right signal channels are treated identically.
The default setting after power-on reset is ‘0000 0000’.
Table 65 I2S-bus output level adjustment register (subaddress 23)
7
6
5
4
3
2
1
0
GAIN SETTING (dB)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
+15
+14
+13
+12
+11
+10
+9
+8
+7
+6
+5
+4
+3
+2
+1
0
not defined
−1
−2
−3
−4
−5
−6
−7
−8
−9
−10
−11
−12
−13
−14
−15
1999 Dec 03
48
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.22 MONO DAC OUTPUT SELECT REGISTER
(MDACOSR)
The level adjustment for an FM source is determined by
the Channel 1 output level adjustment register
(subaddress 12) for mono/dual A, or by the Channel 2
output level adjustment register (subaddress 13) for
dual B, or by the NICAM output level adjustment register
(subaddress 15) if a NICAM source is selected.
This register is used to define the signal source to be
entered into the mono DAC. The mono DAC is used for
signal output from digital sources.
For the mono DAC output auto-matrix switching is always
active.
Some extra gain can be introduced at the input to the DAC
to provide a coarse level adjustment function.
L + R
2
The default setting after power-on reset is ‘0000 0000’.
In stereo mode
is chosen automatically. Selecting
-------------
Bits 2, 4, 5 and 6 are don’t care and should be set to
logic 0.
Language B (MDOS1, MDOS0 = 01 or 11) will only show
effect, while a dual transmission via FM A2 or NICAM is
being received.
Settings in the FM dematrix register have no effect on the
source selection for the mono DAC.
Table 66 Mono DAC output select register (subaddress 24)
7
6
5
4
3
2
1
0
MDGS1
0
0
0
MDGS0
0
MDOS1
MDOS0
Table 67 Selection of DAC gain
MDGS1
MDGS0
DAC GAIN (dB)
0
0
1
1
0
1
0
1
0
3
6
9
Table 68 Signal source
MDOS1
MDOS0
MONO DAC OUTPUT
0
0
L + R
2
FM/AM
or mono/dual A
-------------
0
1
1
0
FM/AM dual B if dual mode transmission, otherwise mono
L + R
NICAM
or mono/dual A
-------------
2
1
1
NICAM mono 2 if dual mode transmission, otherwise
mono
1999 Dec 03
49
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.3.23 EASY STANDARD PROGRAMMING (ESP) REGISTER
If ESP is not used, the ESP register should not be
accessed in the refresh routine.
This register is used to simplify the setting of different TV
sound standards via the I2C-bus. Writing to this register
will overwrite the contents of registers 3 to 10 with the
settings needed to demodulate one of the standards
shown in Table 70. After power-up, the default setting has
no effect on the settings of registers 3 to 10. Old values of
registers 3 to 10 are not stored. Demodulators filter the
bandwidth and identification time constants are also set
independently from the chosen standard selected in this
register.
Demodulators filter bandwidth and identification time
constants are also set independently in this register.
The default setting after power-on reset is ‘0000 0000’.
For a description of bits IDMOD0 and IDMOD1 (FM
identification mode), FILTBW0 and FILTBW1
(demodulator filter bandwidth) refer to Section 10.3.7. Bits
IDMOD0 and IDMOD1 (FM identification mode), FILTBW0
and FILTBW1 (demodulator filter bandwidth) are identical
in registers 255 and 9.
This means for I2C-bus refreshing: using the ESP option,
registers 3 to 10 should not be overwritten during a
refresh.
Table 69 Easy standard programming register (subaddress 255)
7
6
5
4
3
2
1
0
FILTBW1
FILTBW0
IDMOD1
IDMOD0
EPB3
EPB2
EPB1
EPB0
Table 70 Available standards for easy standard programming
STANDARD
EPB3
EPB2
EPB1
EPB0
NUMBER
NAME
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
A2, B/G
A2, M (Korea)
A2, D/K (1)
A2, D/K (2)
A2, D/K (3)
NICAM, I
2
3
4
5
6
NICAM, B/G
NICAM, D/K
NICAM, L
reserved
7
8
9
10
11
12
reserved
reserved
Astra satellite stereo
(7.02/7.20 MHz)
1
1
1
1
1
1
0
1
1
1
0
1
13
14
15
reserved
reserved
reserved
1999 Dec 03
50
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.4 Slave transmitter mode
As a slave transmitter, the TDA9874A provides 12 registers with status information and data, a part of which is for Philips
internal purposes only. Each register is accessed by means of a subaddress.
Detailed descriptions of the slave transmitter registers are given in Sections 10.4.1 to 10.4.9.
Reading of data can start at any valid subaddress. It is allowed to read more than 1 data byte per transmission from the
TDA9874A. In this case, the subaddress is automatically incremented after each data byte, resulting in reading the
sequence of data bytes from successive register locations, starting at SUBADDRESS.
Each data byte in a read sequence, except for the last one, is acknowledged with Am. The subaddresses ‘wrap around’
from decimal 255 to 0. If an attempt is made to read from a non-existing subaddress, the device will send a data pattern
of all ones, i.e. FF in hexadecimal notation.
Table 71 General format for reading data from the TDA9874A
S SLAVE ADDRESS 0 A SUBADDRESS A Sr SLAVE ADDRESS 1 A
DATA
NAm P
Table 72 Explanation of Tables 71 and 73
BIT
FUNCTION
S
START condition
SLAVE ADDRESS
7-bit device address
0
data direction bit (write to device)
acknowledge (by the slave)
address of register to read from
repeated START condition
data direction bit (read from device)
data byte read from register
not acknowledge (by the master)
acknowledge (by the master)
STOP condition
A
SUBADDRESS
Sr
1
DATA
NAm
Am
P
Table 73 Format of a transmission using automatic incrementing of subaddresses
S SLAVE ADDRESS 0 A SUBADDRESS A Sr SLAVE ADDRESS 1 A DATA BYTE Am DATA NAm P
n data bytes with
auto-increment
of subaddresses
1999 Dec 03
51
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
Table 74 Overview of the slave transmitter registers
DATA
SUBADDRESS
(DECIMAL)(1)
FUNCTION
7
6
5
4
3
2
1
0
0
1
P2IN
C4
P1IN
C3
B6
RSSF
C2
B5
AD5
−
AMSTAT
C1
VDSP
OSB
B3
IDDUA
CFC
B2
IDSTE
S/MB
B1
PFR
D/SB
B0
device status (identification, etc.)
NICAM status
2
B7
B4
NICAM error count
additional data (LSB)
additional data (MSB)
level read-out (MSB)
level read-out (LSB)
SIF level
3
AD7
OVW
B7
AD6
SAD
B6
AD4
CI1
B4
AD3
CI2
B3
AD2
AD10
B2
AD1
AD9
B1
AD0
AD8
B0
4
5
B5
B5
−
6
B7
B6
B4
B3
B2
B1
B0
7
IDPILOT
B7
−
B4
B3
B2
B1
B0
252
253
254
255
B6
B5
B5
B5
B5
B4
B3
B2
B1
B0
test register 2
B7
B6
B4
B3
B2
B1
B0
test register 1
B7
B6
B4
B3
B2
B1
B0
device identification code
software identification code
B7
B6
B4
B3
B2
B1
B0
Note
1. Registers from subaddress 252 to 255 are for Philips internal purposes only. They are considered as a set of registers for the identification of
individual members and some key parameters in a family of devices.
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
10.4.1 DEVICE STATUS REGISTER (DSR)
Table 75 Device status register (subaddress 0)
7
6
5
4
3
2
1
0
P2IN
P1IN
RSSF
AMSTAT
VDSP
IDDUA
IDSTE
PFR
Table 76 Description of the DSR bits
BIT
SYMBOL
DESCRIPTION
7
P2IN
Input from Port 2: this bit reflects the status of the P2 general purpose port pin;
see Section 10.3.3. If P2IN = 1, then the P2 general purpose port pin is HIGH.
If P2IN = 0, then the P2 general purpose port pin is LOW.
6
5
P1IN
Input from Port 1: this bit reflects the status of the P1 general purpose port pin;
see Section 10.3.3. If P1IN = 1, then the P1 general purpose port pin is HIGH.
If P1IN = 0, then the P1 general purpose port pin is LOW.
RSSF
Reserve Sound Switching Flag: when RSSF = 1, this bit is a copy of the C4 bit in the
NICAM status register (see Section 10.4.2). It indicates that the FM (or AM for
standard L) sound matches the digital transmission and auto-muting should be enabled.
When RSSF = 0, auto-muting should be disabled, as analog and digital sound are
different.
4
3
2
AMSTAT
VDSP
Auto-mute Status: if this bit is HIGH, it indicates that the auto-muting function has
switched from NICAM to the program of the first sound carrier (i.e. FM mono or AM in
NICAM L systems)
Identification of NICAM sound: when VDSP = 1, it indicates that digital transmission
is a sound source. When VDSP = 0, it indicates that the transmission is either data or a
currently undefined format.
IDDUA
Identification of FM dual sound; A2 systems: if IDDUA = 1, an FM dual-language
signal has been identified. When neither IDSTE nor IDDUA = 1, the received signal is
assumed to be FM mono (A2 systems only).
1
0
IDSTE
PFR
Identification of FM stereo; A2 systems: if IDSTE = 1, an FM stereo signal has been
identified (A2 systems only)
Power failure register: the power supply for the digital part of the device (VDDD1) has
temporarily been lower than the specified lower limit. If this is detected an initialization of
the device has to be carried out to ensure reliable operation.
10.4.2 NICAM STATUS REGISTER (NISR)
Table 77 NICAM status register (subaddress 1)
7
6
5
4
3
2
1
0
C4
C3
C2
C1
OSB
CFC
S/MB
D/SB
1999 Dec 03
53
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
Table 78 Description of the NISR bits; notes 1 and 2
BIT
SYMBOL
DESCRIPTION
7
6
5
4
3
C4
C3
NICAM application control bits: these bits correspond to the control bits C1 to C4 in
the NICAM transmission.
C2
C1
OSB
Synchronization bit: when OSB = 1, it indicates that the device has both frame and C0
(16 frame) synchronization. When OSB = 0, it indicates that the audio output from the
NICAM part is digital silence.
2
CFC
Configuration change: when CFC = 1, it indicates a configuration change at the
16 frame (C0) boundary
1
0
S/MB
D/SB
Identification of NICAM stereo: when S/MB = 1, it indicates stereo mode
Identification of NICAM dual mono: when D/SB = 1, it indicates dual mono mode.
Notes
1. The TDA9874A does not support the extended control modes. Therefore, the program of the first sound carrier
(i.e. FM mono or AM) is selected for reproduction in case bit C3 is set HIGH, independent of bit AMUTE in the NICAM
configuration register being set or not.
2. When a NICAM transmitter is switched off, the device will lose synchronization. In that case the program of the first
sound carrier is selected for reproduction, independent of bit AMUTE being set or not.
10.4.3 NICAM ERROR COUNT REGISTER (NIECR)
Bits B7 to B0 contain the number of errors occurring in the previous 128 ms period. The register is updated every
128 ms.
Table 79 NICAM error count register (subaddress 2)
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0
10.4.4 DATA REGISTERS (DR1 AND DR2)
The contents of these two registers provide information on the additional data bits. AD byte 0 is stored at subaddress 3.
Table 80 Data register 1 (subaddress 3)
7
6
5
4
3
2
1
0
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
Table 81 Description of the DR1 bits
BIT
SYMBOL
DESCRIPTION
7 to 0
AD7 to AD0 The lower 8 bits of the additional data word.
Table 82 Data register 2 (subaddress 4)
7
6
5
4
3
2
1
0
OVW
SAD
−
CI1
CI2
AD10
AD9
AD8
1999 Dec 03
54
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
Table 83 Description of the DR2 bits
BIT
SYMBOL
DESCRIPTION
7
OVW
If this bit is HIGH, new additional data bits are written to the IC without the previous bits
being read.
6
SAD
When SAD = 1, new additional data is written into the IC. This bit is reset when the
additional data bits are read.
5
4
3
2
1
0
−
this bit is undefined
CI1
These 2 bits are CI bits decoded by majority logic from the parity checks of the last ten
samples in a frame.
CI2
AD10
AD9
AD8
the upper 3 bits of the additional data word
10.4.5 LEVEL READ-OUT REGISTERS (LRRA AND LRRB)
Table 86 SIF level register (subaddress 7)
These two bytes constitute a word that provides data from
a location that has been specified with the monitor select
register (see Section 10.3.4). The most significant byte of
the data is stored at subaddress 5.
7
6
5
4
3
2
1
0
IDPILOT
−
−
B4
B3
B2
B1
B0
Table 87 Description of the SIF level bits
Table 84 Level read-out register A (subaddress 5)
BIT
SYMBOL
DESCRIPTION
7
IDPILOT IDPILOT bit: when IDPILOT = 1
it indicates that an FM pilot
carrier in the 2nd channel is
detected; note 1
7
6
5
4
3
2
1
0
B7(1)
B6
B5
B4
B3
B2
B1
B0
Note
6
5
4
3
2
1
0
−
this bit is undefined
this bit is undefined
1. B7 is the most significant bit or sign bit of the word.
−
Table 85 Level read-out register B (subaddress 6)
B4
B3
B2
B1
B0
SIF level data bits: these bits
correspond to the input level at
the selected SIF input
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0(1)
Note
1. B0 is the least significant bit of the word.
Note
10.4.6 SIF LEVEL REGISTER (SIFLR)
1. The pilot detector is faster than the stereo/dual
identification, but not as reliable and slightly less
sensitive. By means of the pilot detector bit, the control
software is able to identify an analog 2-carrier (A2)
standard transmission within approximately 0.1 s and
even in the event of a mono transmission (second
sound carrier with pilot). Certain NICAM test signals
may trigger a wrong pilot indication, therefore the pilot
detector bit should not be evaluated at channel 2 mixer
frequencies that correspond to NICAM carriers
(5.85 and 6.552 MHz). For detailed information,
please contact a Philips representative.
When the SIF AGC is on, bits B4 to B0 of this register
contain a number that gives an indication of the SIF input
level. That number can be interpreted in the same way as
the AGC gain register setting (see Section 10.3.2), i.e. if
the SIF AGC were set to a fixed gain and the same number
loaded into the AGC gain register, the current SIF input
signal level would generate a SIF ADC output close to
full-scale.
When the SIF AGC is off, this register returns the contents
of the AGC gain register.
Bits B5 and B6 are don’t care.
1999 Dec 03
55
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
11 I2S-BUS DESCRIPTION
10.4.7 TEST REGISTER 2 (TR2)
This register contains, as a binary number, the highest
subaddress used for slave receiver registers.
The digital audio interface of the TDA9874A consists of a
serial audio output and associated clock signals. It can be
used to supply digital audio signals from received TV
programs to a suitable output device, e.g. a DAC or an
AES/EBU transmitter.
The first version will have the identification ‘0010 1101’.
Table 88 Test register 2 (subaddress 252)
Two serial audio formats are supported at the digital audio
interface, the I2S-bus format and a very similar
MSB-aligned format. The difference is illustrated in Fig.8.
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0
In both formats the left audio channel of a stereo sample
pair is output first, and is on the Serial Data line (SDO)
when the Word Select line (WS) is LOW. Data is written on
the trailing edge of SCK and read on the leading edge of
SCK. The most significant bit is sent first.
10.4.8 TEST REGISTER 1 (TR1)
This register contains, as a binary number, the highest
subaddress used for slave transmitter (status) registers.
The first version will have the identification ‘0000 0111’.
After power-on reset, the outputs of the digital audio
interface are 3-stated to reduce EMC and allow for
combinations with other ICs. If an output is desired, it has
to be activated by means of an I2C-bus command.
Table 89 Test register 1 (subaddress 253)
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0
When the output is enabled, serial audio data can be taken
from pin SDO. Depending on the signal source, switch and
matrix positions, the output can be either mono, stereo or
dual language.
10.4.9 DEVICE IDENTIFICATION CODE (DIC)
There will be several devices in the digital TV sound
processor family, with TDA9874A being the second
member. This byte is used to identify the individual family
members.
The Word Select output (WS) is clocked with the audio
sample frequency of 32 kHz. The Serial Clock output
(SCK) is clocked at a frequency of 2.048 MHz. This means
that there are 64 clock pulses per pair of stereo output
samples, or 32 clock pulses per sample. There are
18 significant bits used on the Serial Data Output (SDO).
The first version will have the identification ‘0001 0001’.
Table 90 Device identification code (subaddress 254)
A symmetrical system clock output (SYSCLK) is available
from the TDA9874A as a master clock for external digital
audio devices. After Power-on reset, the clock is off. It can
be enabled and the output frequency set via an I2C-bus
command. Available output frequencies are
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0
10.4.10 SOFTWARE IDENTIFICATION CODE (SIC)
8.192, 12.288, 16.384 and 24.576 MHz.
It is likely that during the life time of this family of devices
several versions of the DSP software will be made, e.g. to
incorporate new application concepts, respond to
customer wishes, etc. This byte is used to identify the
different releases.
The first version will have the identification ‘0000 0010’.
Table 91 Software identification code (subaddress 255)
7
6
5
4
3
2
1
0
B7
B6
B5
B4
B3
B2
B1
B0
1999 Dec 03
56
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
SCK
WS
LSB
MSB
LSB
MSB
SDO
MGK759
one sample
a. MSB-aligned format.
SCK
WS
LSB
MSB
LSB
MSB
SDO
MGK758
one sample
b. I2S-bus format.
Fig.8 Serial audio interface formats.
1999 Dec 03
57
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
12 EXTERNAL COMPONENTS
470 nF
EXTIR
1
MONOIN
P1
42
41
40
470 nF
470 nF
EXTIL
2
47 µF
V
V
SSD3
ref2
3
(2)
470 nF
Lx
V
P2
4
DDD3
39
38
37
36
35
34
33
+5 V
3.3 Ω
2.2 µF
SYSCLK
SCK
OUTM
5
10
nF
V
SSA4
6
2.2 µF
2.2 µF
WS
OUTL
OUTR
2
I S-bus
7
10
nF
SDO
SDA
8
10
nF
V
10 Ω
DDA1
+5 V
9
2
I C-bus
470
nF
SCL
V
SSA1
SSD1
10
11
12
13
14
15
16
17
18
19
20
21
V
10 Ω
DDA3
V
V
+5 V
TDA9874APS
32
470 nF
470
nF
V
SSA3
DDD1
31
30
+5 V
(2)
(1)
(1)
Lx
1 µF
CRESET
SIF1
V
SSD2
47 pF
TP2
NICAM
TP1
29
28
100 nF
50 Ω
50 Ω
V
ref1
47 pF
SIF2
27
TEST1
PCLK
26
25
(1)
V
DEC
ADDR1
XTALO
XTALI
TEST2
decoupling
capacitor
470 nF
V
SSA2
24
23
24.576
MHz
ADDR2
I
8.2 kΩ
ref
22
(1)
MHB591
All analog and digital supply ground pins are connected internally and should be connected via a massive external ground plate.
(1) TP1, TP2, TEST1 and TEST2 should be connected to VSSD during normal operation.
(2) Lx: ferrite bead, e.g. BLM 31A601S (Murata).
Fig.9 External components (SDIP42 version).
1999 Dec 03
58
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
+5 V
external input
3.3 Ω
470
nF
47
µF
470
nF
470
nF
470
nF
2.2 µF
(2)
Lx
44
43
42
41
40
39
38
37
36
35
34
2.2 µF
2.2 µF
OUTL
OUTR
SCK
1
2
33
32
10
nF
WS
2
I S-bus
10
nF
V
10 Ω
DDA1
SDO
SDA
+5 V
3
4
5
6
31
30
29
28
470
nF
V
SSA1
SSD1
2
I C-bus
V
V
SCL
V
470
nF
10 Ω
DDA3
DDD1
+5 V
+5 V
TDA9874AH
(2)
Lx
470 nF
V
V
SSD2
n.c.
SSA3
7
8
27
26
1 µF
CRESET
SIF1
47 pF
TP2
9
25
24
(1)
100 nF
50 Ω
50 Ω
V
NICAM
ref1
10
47 pF
TP1
SIF2
11
23
(1)
12
13
14
15
16
17
18
19
20
21
22
(1)
470 nF
8.2 kΩ
decoupling
capacitor
24.576
MHz
(1)
(1)
MHB592
All analog and digital supply ground pins are connected internally and should be connected via a massive external ground plate.
(1) TP1, TP2, TP3, TEST1 and TEST2 should be connected to VSSD during normal operation.
(2) Lx: ferrite bead, e.g. BLM 31A601S (Murata).
Fig.10 External components (QFP44 version).
1999 Dec 03
59
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
13 PACKAGE OUTLINES
SDIP42: plastic shrink dual in-line package; 42 leads (600 mil)
SOT270-1
D
M
E
A
2
A
L
A
1
c
e
(e )
1
w M
Z
b
1
M
H
b
42
22
pin 1 index
E
1
21
0
5
10 mm
scale
DIMENSIONS (mm are the original dimensions)
(1)
A
max.
A
A
2
max.
(1)
(1)
Z
1
w
UNIT
b
b
c
D
E
e
e
L
M
M
H
1
1
E
min.
max.
1.3
0.8
0.53
0.40
0.32
0.23
38.9
38.4
14.0
13.7
3.2
2.9
15.80
15.24
17.15
15.90
mm
5.08
0.51
4.0
1.778
15.24
0.18
1.73
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
EIAJ
90-02-13
95-02-04
SOT270-1
1999 Dec 03
60
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
QFP44: plastic quad flat package; 44 leads (lead length 2.35 mm); body 14 x 14 x 2.2 mm
SOT205-1
y
X
A
33
23
Z
34
22
E
e
A
H
2
E
E
A
(A )
3
A
1
w M
p
θ
b
L
p
pin 1 index
L
44
12
detail X
1
11
Z
v
M
D
A
e
w M
b
p
D
B
H
v
M
B
D
0
5
10 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
D
H
L
L
v
w
y
Z
Z
E
θ
1
2
3
p
E
p
D
max.
7o
0o
0.25 2.3
0.05 2.1
0.50 0.25 14.1 14.1
0.35 0.14 13.9 13.9
19.2 19.2
18.2 18.2
2.0
1.2
2.4
1.8
2.4
1.8
mm
1
2.60
0.25
2.35
0.3 0.15 0.1
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
EIAJ
95-02-04
97-08-01
SOT205-1
133E01A
1999 Dec 03
61
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
14 SOLDERING
Typical reflow peak temperatures range from
215 to 250 °C. The top-surface temperature of the
packages should preferable be kept below 230 °C.
14.1 Introduction
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our “Data Handbook IC26; Integrated Circuit Packages”
(document order number 9398 652 90011).
14.3.2 WAVE SOLDERING
Conventional single wave soldering is not recommended
for surface mount devices (SMDs) or printed-circuit boards
with a high component density, as solder bridging and
non-wetting can present major problems.
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mount components are mixed on
one printed-circuit board. However, wave soldering is not
always suitable for surface mount ICs, or for printed-circuit
boards with high population densities. In these situations
reflow soldering is often used.
To overcome these problems the double-wave soldering
method was specifically developed.
If wave soldering is used the following conditions must be
observed for optimal results:
• Use a double-wave soldering method comprising a
turbulent wave with high upward pressure followed by a
smooth laminar wave.
14.2 Through-hole mount packages
14.2.1 SOLDERING BY DIPPING OR BY SOLDER WAVE
• For packages with leads on two sides and a pitch (e):
The maximum permissible temperature of the solder is
260 °C; solder at this temperature must not be in contact
with the joints for more than 5 seconds. The total contact
time of successive solder waves must not exceed
5 seconds.
– larger than or equal to 1.27 mm, the footprint
longitudinal axis is preferred to be parallel to the
transport direction of the printed-circuit board;
– smaller than 1.27 mm, the footprint longitudinal axis
must be parallel to the transport direction of the
printed-circuit board.
The device may be mounted up to the seating plane, but
the temperature of the plastic body must not exceed the
specified maximum storage temperature (Tstg(max)). If the
printed-circuit board has been pre-heated, forced cooling
may be necessary immediately after soldering to keep the
temperature within the permissible limit.
The footprint must incorporate solder thieves at the
downstream end.
• For packages with leads on four sides, the footprint must
be placed at a 45° angle to the transport direction of the
printed-circuit board. The footprint must incorporate
solder thieves downstream and at the side corners.
14.2.2 MANUAL SOLDERING
Apply the soldering iron (24 V or less) to the lead(s) of the
package, either below the seating plane or not more than
2 mm above it. If the temperature of the soldering iron bit
is less than 300 °C it may remain in contact for up to
10 seconds. If the bit temperature is between
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
300 and 400 °C, contact may be up to 5 seconds.
Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
14.3 Surface mount packages
14.3.1 REFLOW SOLDERING
14.3.3 MANUAL SOLDERING
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Fix the component by first soldering two
diagonally-opposite end leads. Use a low voltage (24 V or
less) soldering iron applied to the flat part of the lead.
Contact time must be limited to 10 seconds at up to
300 °C.
Several methods exist for reflowing; for example,
infrared/convection heating in a conveyor type oven.
Throughput times (preheating, soldering and cooling) vary
between 100 and 200 seconds depending on heating
method.
When using a dedicated tool, all other leads can be
soldered in one operation within 2 to 5 seconds between
270 and 320 °C.
1999 Dec 03
62
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
14.4 Suitability of IC packages for wave, reflow and dipping soldering methods
SOLDERING METHOD
WAVE
REFLOW(1) DIPPING
suitable(2)
not suitable
HLQFP, HSQFP, HSOP, HTSSOP, SMS not suitable(3)
MOUNTING
PACKAGE
Through-hole mount DBS, DIP, HDIP, SDIP, SIL
−
suitable
Surface mount
BGA, SQFP
suitable
suitable
suitable
suitable
suitable
−
−
−
−
−
PLCC(4), SO, SOJ
LQFP, QFP, TQFP
SSOP, TSSOP, VSO
suitable
not recommended(4)(5)
not recommended(6)
Notes
1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum
temperature (with respect to time) and body size of the package, there is a risk that internal or external package
cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the
Drypack information in the “Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”.
2. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
3. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink
(at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction.
The package footprint must incorporate solder thieves downstream and at the side corners.
5. Wave soldering is only suitable for LQFP, QFP and TQFP packages with a pitch (e) equal to or larger than 0.8 mm;
it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
6. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is
definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
1999 Dec 03
63
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
15 DEFINITIONS
Data sheet status
Objective specification
Preliminary specification
Product specification
This data sheet contains target or goal specifications for product development.
This data sheet contains preliminary data; supplementary data may be published later.
This data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
16 LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
17 PURCHASE OF PHILIPS I2C COMPONENTS
Purchase of Philips I2C components conveys a license under the Philips’ I2C patent to use the
components in the I2C system provided the system conforms to the I2C specification defined by
Philips. This specification can be ordered using the code 9398 393 40011.
1999 Dec 03
64
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
NOTES
1999 Dec 03
65
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
NOTES
1999 Dec 03
66
Philips Semiconductors
Preliminary specification
Digital TV sound demodulator/decoder
TDA9874A
NOTES
1999 Dec 03
67
Philips Semiconductors – a worldwide company
Argentina: see South America
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399
Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140,
Tel. +61 2 9704 8141, Fax. +61 2 9704 8139
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,
Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773
Pakistan: see Singapore
Belgium: see The Netherlands
Brazil: see South America
Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 68 9211, Fax. +359 2 68 9102
Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. +48 22 5710 000, Fax. +48 22 5710 001
Portugal: see Spain
Romania: see Italy
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381, Fax. +1 800 943 0087
China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700
Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Colombia: see South America
Czech Republic: see Austria
Tel. +65 350 2538, Fax. +65 251 6500
Slovakia: see Austria
Slovenia: see Italy
Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +45 33 29 3333, Fax. +45 33 29 3905
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11 471 5401, Fax. +27 11 471 5398
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615 800, Fax. +358 9 6158 0920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. +33 1 4099 6161, Fax. +33 1 4099 6427
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11 821 2333, Fax. +55 11 821 2382
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 2353 60, Fax. +49 40 2353 6300
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93 301 6312, Fax. +34 93 301 4107
Hungary: see Austria
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745
India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2741 Fax. +41 1 488 3263
Indonesia: PT Philips Development Corporation, Semiconductors Division,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2 745 4090, Fax. +66 2 398 0793
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007
Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,
ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813
Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),
Tel. +39 039 203 6838, Fax +39 039 203 6800
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381, Fax. +1 800 943 0087
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880
Uruguay: see South America
Vietnam: see Singapore
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Middle East: see Italy
Tel. +381 11 62 5344, Fax.+381 11 63 5777
For all other countries apply to: Philips Semiconductors,
Internet: http://www.semiconductors.philips.com
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825
68
SCA
© Philips Electronics N.V. 1999
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
545004/01/pp68
Date of release: 1999 Dec 03
Document order number: 9397 750 05821
相关型号:
©2020 ICPDF网 联系我们和版权申明