TJA1051T/E/1J_技术文档

TJA1051

High-speed CAN transceiver

Rev. 9 — 28 November 2017

Product data sheet

1. General description

The TJA1051 is a high-speed CAN transceiver that provides an interface between a

Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus.

The transceiver is designed for high-speed CAN applications in the automotive industry,

providing differential transmit and receive capability to (a microcontroller with) a CAN

protocol controller.

The TJA1051 belongs to the third generation of high-speed CAN transceivers from NXP

Semiconductors, offering significant improvements over first- and second-generation

devices such as the TJA1050. It offers improved ElectroMagnetic Compatibility (EMC)

and ElectroStatic Discharge (ESD) performance, and also features:

• Ideal passive behavior to the CAN bus when the supply voltage is off

• TJA1051T/3 and TJA1051TK/3 can be interfaced directly to microcontrollers with

supply voltages from 3 V to 5 V

The TJA1051 implements the CAN physical layer as defined in ISO 11898-2:2016 and

SAE J2284-1 to SAE J2284-5. This implementation enables reliable communication in the

CAN FD fast phase at data rates up to 5 Mbit/s.

These features make the TJA1051 an excellent choice for all types of HS-CAN networks,

in nodes that do not require a standby mode with wake-up capability via the bus.

2. Features and benefits

2.1 General

 ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant

 Timing guaranteed for data rates up to 5 Mbit/s in the CAN FD fast phase

 Suitable for 12 V and 24 V systems

 Low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)

 V_IOinput on TJA1051T/3 and TJA1051TK/3 allows for direct interfacing with 3 V to 5 V

microcontrollers (available in SO8 and very small HVSON8 packages respectively)

 EN input on TJA1051T/E allows the microcontroller to switch the transceiver to a very

low-current Off mode

 Available in SO8 package or leadless HVSON8 package (3.0 mm  3.0 mm) with

improved Automated Optical Inspection (AOI) capability

 Dark green product (halogen free and Restriction of Hazardous Substances (RoHS)

compliant)

 AEC-Q100 qualified

TJA1051

NXP Semiconductors

High-speed CAN transceiver

2.2 Low-power management

 Functional behavior predictable under all supply conditions

 Transceiver disengages from the bus when not powered up (zero load)

2.3 Protection

 High ElectroStatic Discharge (ESD) handling capability on the bus pins

 Bus pins protected against transients in automotive environments

 Transmit Data (TXD) dominant time-out function

 Undervoltage detection on pins V_CCand V_IO

 Thermally protected

3. Quick reference data

Table 1.

Quick reference data

Symbol

V_CC

Parameter

Conditions

Min

4.5

2.8

3.5

Typ

Max

5.5

Unit

V

supply voltage

-

V_IO

supply voltage on pin V_IO

5.5

V

V_uvd(VCC)undervoltage detection

voltage on pin V_CC

4.5

V

V_uvd(VIO)

undervoltage detection

voltage on pin V_IO

1.3

2.0

2.7

V

I_CC

supply current

Silent mode

0.1

2.5

1

5

2.5

10

mA

Normal mode; bus

recessive

Normal mode; bus

dominant

20

50

70

mA

I_IO

supply current on pin V_IO

Normal/Silent mode

recessive; V_TXD= V_IO

dominant; V_TXD= 0 V

-

80

350

-

250

500

+8

A

kV

-

V_ESD

electrostatic discharge

voltage

IEC 61000-4-2 at pins

CANH and CANL

8

V_CANH

V_CANL

T_vj

voltage on pin CANH

voltage on pin CANL

58

40

-

+58

V

virtual junction temperature

+150 C

4. Ordering information

Table 2.

Ordering information

Type number

Package

Name

SO8

Description

Version

TJA1051T

plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

2 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

Table 2.

Ordering information …continued

Type number

Package

Name

SO8

Description

Version

TJA1051T/3^[1]

TJA1051T/E^[1]

TJA1051TK/3^[1]

plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1

SOT782-1

SO8

HVSON8

plastic thermal enhanced very thin small outline package; no leads;

8 terminals; body 3  3  0.85 mm

[1] TJA1051T/3 and TJA1051TK/3 with V_IOpin; TJA1051T/E with EN pin.

5. Block diagram

(1)

V

IO

CC

3

5

V

CC

TJA1051

TEMPERATURE

PROTECTION

(1)

7

V

I/O

CANH

SLOPE

CONTROL

AND

1

8

6

TIME-OUT

DRIVER

TXD

S

CANL

MODE

CONTROL

5

4

(2)

EN

RXD

DRIVER

2

015aaa036

GND

(1) In a transceiver without a V_IOpin, the V_IOinput is internally connected to V_CC

.

(2) Only present in the TJA1051T/E.

Fig 1. Block diagram

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

3 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

6. Pinning information

6.1 Pinning

7-$ꢀꢁꢂꢀ7

7-$ꢀꢁꢂꢀ7ꢃ(

ꢁ

ꢂ

ꢃ

ꢄ

ꢇ

ꢈ

ꢅ

ꢆ

ꢁ

ꢂ

ꢃ

ꢄ

ꢇ

ꢈ

ꢅ

ꢆ

7;'

6

7;'

6

*1'

&$1+

&$1/

QꢀFꢀ

*1'

&$1+

&$1/

(1

9

&&

5;'

ꢀꢁꢂDDDꢃꢃꢂ

ꢀꢁꢂDDDꢃꢃꢄ

a. TJA1051T: SO8

b. TJA1051T/E: SO8

WHUPLQDOꢉꢁ

LQGH[ꢉDUHD

7-$ꢀꢁꢂꢀ7.ꢃꢄ

7-$ꢀꢁꢂꢀ7ꢃꢄ

ꢁ

ꢂ

ꢃ

ꢄ

ꢇ

ꢈ

ꢅ

ꢆ

7;'

6

7;'

ꢁ

ꢂ

ꢃ

ꢄ

ꢇ

6

&$1+

ꢈ

ꢅ

ꢆ

*1'

&$1+

&$1/

9

&$1/

9

&&

9

&&

5;'

,2

5;'

9

,2

DDDꢆꢀꢁꢀꢅꢅꢂ

7UDQVSDUHQWꢉWRSꢉYLHZ

ꢀꢁꢂDDDꢃꢃꢅ

c. TJA1051T/3: SO8

Fig 2. Pin configuration diagrams

d. TJA1051TK/3: HVSON8

6.2 Pin description

Table 3.

Pin description

Symbol Pin Description

TXD

GND^[1]

V_CC

1

2

3

4

5

6

7

8

transmit data input

ground

supply voltage

RXD

n.c.

receive data output; reads out data from the bus lines

not connected; in TJA1051T version

EN

enable control input; TJA1051T/E only

V_IO

supply voltage for I/O level adapter; TJA1051T/3 and TJA1051TK/3 only

LOW-level CAN bus line

CANL

CANH

S

HIGH-level CAN bus line

Silent mode control input

[1] HVSON8 package die supply ground is connected to both the GND pin and the exposed center pad. The

GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is

recommended that the exposed center pad also be soldered to board ground.

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

4 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

7. Functional description

The TJA1051 is a high-speed CAN stand-alone transceiver with Silent mode. It combines

the functionality of the TJA1050 transceiver with improved EMC and ESD handling

capability. Improved slope control and high DC handling capability on the bus pins

provides additional application flexibility.

The TJA1051 is available in three versions, distinguished only by the function of pin 5:

• The TJA1051T is backwards compatible with the TJA1050

• The TJA1051T/3 and TJA1051TK/3 allow for direct interfacing to microcontrollers with

supply voltages down to 3 V

• The TJA1051T/E allows the transceiver to be switched to a very low-current Off

mode.

7.1 Operating modes

The TJA1051 supports two operating modes, Normal and Silent, which are selected via

pin S. An additional Off mode is supported in the TJA1051T/E via pin EN. See Table 4 for

a description of the operating modes under normal supply conditions.

Table 4.

Mode

Operating modes

Inputs

Outputs

CAN driver

dominant

recessive

floating

Pin EN^[1]

Pin S

LOW

HIGH

X^[3]

Pin TXD

LOW

HIGH

X^[3]

Pin RXD

active^[2]

floating

Normal

HIGH

Silent

Off^[1]

HIGH

LOW

X^[3]

[1] Only available on the TJA1051T/E.

[2] LOW if the CAN bus is dominant, HIGH if the CAN bus is recessive.

[3] ‘X’ = don’t care.

7.1.1 Normal mode

A LOW level on pin S selects Normal mode. In this mode, the transceiver is able to

transmit and receive data via the bus lines CANH and CANL (see Figure 1 for the block

diagram). The differential receiver converts the analog data on the bus lines into digital

data which is output to pin RXD. The slopes of the output signals on the bus lines are

controlled internally and are optimized in a way that guarantees the lowest possible

ElectroMagnetic Emission (EME).

7.1.2 Silent mode

A HIGH level on pin S selects Silent mode. In Silent mode the transmitter is disabled,

releasing the bus pins to recessive state. All other IC functions, including the receiver,

continue to operate as in Normal mode. Silent mode can be used to prevent a faulty CAN

controller from disrupting all network communications.

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

5 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

7.1.3 Off mode

A LOW level on pin EN of TJA1051T/E selects Off mode. In Off mode the entire

transceiver is disabled, allowing the microcontroller to save power when CAN

communication is not required. The bus pins are floating in Off mode, making the

transceiver invisible to the rest of the network.

7.2 Fail-safe features

7.2.1 TXD dominant time-out function

A ‘TXD dominant time-out’ timer is started when pin TXD is set LOW. If the LOW state on

pin TXD persists for longer than t_to(dom)TXD, the transmitter is disabled, releasing the bus

lines to recessive state. This function prevents a hardware and/or software application

failure from driving the bus lines to a permanent dominant state (blocking all network

communications). The TXD dominant time-out timer is reset when pin TXD is set HIGH.

The TXD dominant time-out time also defines the minimum possible bit rate of 20 kbit/s.

7.2.2 Internal biasing of TXD, S and EN input pins

Pin TXD has an internal pull-up to V_IOand pins S and EN (TJA1051T/E) have internal

pull-downs to GND. This ensures a safe, defined state in case one or more of these pins

is left floating.

7.2.3 Undervoltage detection on pins V_CCand V_IO

Should V_CCor V_IOdrop below their respective undervoltage detection levels (V_uvd(VCC)

and V_{uvd (VIO)}; see Table 7), the transceiver will switch off and disengage from the bus

(zero load) until V_CCand V_IOhave recovered.

7.2.4 Overtemperature protection

The output drivers are protected against overtemperature conditions. If the virtual junction

temperature exceeds the shutdown junction temperature, T_j(sd), the output drivers will be

disabled until the virtual junction temperature falls below T_j(sd)and TXD becomes

recessive again. Including the TXD condition ensures that output driver oscillations due to

temperature drift are avoided.

7.3 V_IOsupply pin

There are three versions of the TJA1051 available, only differing in the function of a single

pin. Pin 5 is either an enable control input (EN), a V_IOsupply pin or is not connected.

Pin V_IOon the TJA1051T/3 and TJA1051TK/3 should be connected to the microcontroller

supply voltage (see Figure 6). This will adjust the signal levels of pins TXD, RXD and S to

the I/O levels of the microcontroller. For versions of the TJA1051 without a V_IOpin, the V_IO

input is internally connected to V_CC. This sets the signal levels of pins TXD, RXD and S to

levels compatible with 5 V microcontrollers.

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

6 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

8. Limiting values

Table 5.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.

Symbol

Parameter

voltage on pin x^[1]

Conditions

Min

58

0.3

27

Max

+58

+7

Unit

V

V_x

on pins CANH, CANL

on any other pin

V

V_(CANH-CANL)voltage between pin CANH

and pin CANL

+27

V

[2]

V_trt

transient voltage

on pins CANH, CANL

pulse 1

100

-

V

pulse 2a

-

75

-

pulse 3a

150

pulse 3b

-

100

[3]

[4]

V_ESD

electrostatic discharge voltage IEC 61000-4-2 (150 pF, 330 )

at pins CANH and CANL

8

+8

kV

Human Body Model (HBM); 100 pF, 1.5 k

at pins CANH and CANL

at any other pin

8

4

+8

+4

kV

[5]

[6]

Machine Model (MM); 200 pF, 0.75 H, 10 

at any pin

300 +300

V

Charged Device Model (CDM); field Induced

charge; 4 pF

at corner pins

at any pin

750 +750

500 +500

V

[7]

T_vj

virtual junction temperature

storage temperature

40

55

+150

C

T_stg

[1] The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients)

never exceed these values.

[2] According to IEC TS 62228 (2007), Section 4.2.4; parameters for standard pulses defined in ISO7637 part 2: 2004-06.

[3] According to IEC TS 62228 (2007), Section 4.3; DIN EN 61000-4-2.

[4] According to AEC-Q100-002.

[5] According to AEC-Q100-003.

[6] AEC-Q100-011 Rev-C1. The classification level is C4B.

[7] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: T_vj= T_amb+ P  R_th(vj-a), where R_th(vj-a)is a

fixed value to be used for the calculation of T_vj. The rating for T_vjlimits the allowable combinations of power dissipation (P) and ambient

temperature (T_amb).

9. Thermal characteristics

Table 6.

Thermal characteristics

According to IEC 60747-1.

Symbol

Parameter

Conditions

Value

155

55

Unit

K/W

R_th(vj-a)

thermal resistance from virtual junction to ambient

SO8 package; in free air

HVSON8 package; in free air

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

7 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

10. Static characteristics

Table 7.

Static characteristics

T_vj= 40 C to +150 C; V_CC= 4.5 V to 5.5 V; V_IO= 2.8 V to 5.5 V^[1]; R_L= 60  unless specified otherwise; All voltages are

defined with respect to ground; Positive currents flow into the IC^[2].

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Supply; pin V_CC

V_CC

I_CC

supply voltage

4.5

1

-

5.5

8

V

supply current

Off mode (TJA1051T/E)

Silent mode

5

1

A

mA

0.1

2.5

Normal mode

[3]

recessive; V_TXD=V_IO

dominant; V_TXD= 0 V

-

5

10

mA

-

50

80

70

dominant; V_TXD= 0 V;

2.5

110

short circuit on bus lines;

3 V V_CANH= V_CANL)  +18 V

V_uvd(VCC)

undervoltage detection

voltage on pin V_CC

[1]

3.5

2.8

-

4.5

5.5

V

I/O level adapter supply; pin V_IO

V_IO

I_IO

supply voltage on pin V_IO

supply current on pin V_IO

Normal/Silent mode

[3]

recessive; V_TXD= V_IO

-

80

250

500

2.7

A

V

dominant; V_TXD= 0 V

-

350

2.0

V_uvd(VIO)

undervoltage detection

voltage on pin V_IO

1.3

Mode control inputs; pins S and EN^[4]

[5]

[3]

V_IH

V_IL

I_IH

HIGH-level input voltage

LOW-level input voltage

HIGH-level input current

LOW-level input current

0.7V_IO

0.3

1

-

V_IO+ 0.3^[3]

V

[3]

-

0.3V_IO

V

[3]

V_S= V_IO; V_EN= V_IO

4

0

10

+1

A

I_IL

V_S= 0 V; V_EN= 0 V

1

CAN transmit data input; pin TXD

[5]

[6]

[3]

V_IH

V_IL

I_IH

I_IL

HIGH-level input voltage

LOW-level input voltage

HIGH-level input current

LOW-level input current

input capacitance

0.7V_IO

0.3

5

-

V_IO+ 0.3^[3]

V

[3]

-

+0.3V_IO

V

[3]

V_TXD= V_IO

0

+5

A

pF

Normal mode; V_TXD= 0 V

260

-

150

30

10

C_i

5

CAN receive data output; pin RXD

I_OH

I_OL

HIGH-level output current

LOW-level output current

V_RXD= V_IO 0.4 V^[3]

8

3

1

mA

V_RXD= 0.4 V; bus dominant

2

5

12

Bus lines; pins CANH and CANL

V_O(dom)dominant output voltage

V_TXD= 0 V; t < t_to(dom)TXD

pin CANH; R_L= 50  to 65 

pin CANL; R_L= 50  to 65 

2.75

0.5

3.5

1.5

-

4.5

V

2.25

+400

V

V_dom(TX)symtransmitter dominant voltage V_dom(TX)sym= V_CC V_CANH V_CANL

400

mV

symmetry

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

8 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

Table 7.

Static characteristics …continued

T_vj= 40 C to +150 C; V_CC= 4.5 V to 5.5 V; V_IO= 2.8 V to 5.5 V^[1]; R_L= 60  unless specified otherwise; All voltages are

defined with respect to ground; Positive currents flow into the IC^[2].

Symbol

Parameter

transmitter voltage symmetry V_TXsym= V_CANH+ V_CANL

_TXD= 250 kHz, 1 MHz and 2.5 MHz;

Conditions

Min

Typ

Max

Unit

[6]

[7]

V_TXsym

;

0.9V_CC

-

1.1V_CC

V

f

V_CC= 4.75 V to 5.25 V;

C_SPLIT= 4.7 nF

V_O(dif)

differential output voltage

dominant: Normal mode; V_TXD= 0 V;

t < t_to(dom)TXD; V_CC= 4.75 V to 5.25 V

R_L= 45  to 65 

R_L= 45  to 70 

R_L= 2240 

1.5

-

3

V

3.3

5

recessive; no load

[3]

Normal mode: V_TXD= V_IO

50

-

+50

3

mV

V

[3]

V_O(rec)

recessive output voltage

Normal/Silent mode; V_TXD= V_IO

no load

;

2

0.5V_CC

V_th(RX)dif

differential receiver threshold Normal/Silent mode;

0.5

4

0.7

0.9

0.5

9.0

200

V

voltage

30 V  V_CANL +30 V;

30 V  V_CANH +30 V

V_rec(RX)

receiver recessive voltage

Normal/Silent mode;

30 V  V_CANL +30 V;

30 V  V_CANH +30 V

-

V

V_dom(RX)

V_hys(RX)dif

I_O(sc)dom

receiver dominant voltage

Normal/Silent mode;

30 V  V_CANL +30 V;

30 V  V_CANH +30 V

0.9

50

-

V

differential receiver

hysteresis voltage

Normal/Silent mode;

30 V  V_CANL +30 V;

30 V  V_CANH +30 V

120

mV

dominant short-circuit output V_TXD= 0 V; t < t_to(dom)TXD; V_CC= 5 V

current

pin CANH; V_CANH= 15 V to

100

70

40

mA

+40 V

pin CANL; V_CANL= 15 V to +40 V

40

70

-

100

+5

mA

[3]

I_O(sc)rec

I_L

recessive short-circuit output Normal/Silent mode; V_TXD= V_IO

;

5

current

V_CANH= V_CANL= 27 V to +32 V

leakage current

V_CC= V_IO= 0 V or V_CC= V_IO

shorted to ground via 47 k;

V_CANH= V_CANL= 5 V

=

5

0

+5

A

[6]

R_i

input resistance

2 V  V_CANL +7 V;

2 V  V_CANH +7 V

9

15

-

28

+1

52

20

k

%

R_i

input resistance deviation

differential input resistance

0 V  V_CANL +5 V;

0 V  V_CANH +5 V

1

19

-

R_i(dif)

C_i(cm)

2 V  V_CANL +7 V;

2 V  V_CANH +7 V

30

-

k

pF

common-mode input

capacitance

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

9 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

Table 7.

Static characteristics …continued

T_vj= 40 C to +150 C; V_CC= 4.5 V to 5.5 V; V_IO= 2.8 V to 5.5 V^[1]; R_L= 60  unless specified otherwise; All voltages are

defined with respect to ground; Positive currents flow into the IC^[2].

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

[6]

C_i(dif)

differential input capacitance

-

10

pF

Temperature protection

T_j(sd)shutdown junction

temperature

-

190

-

C

[1] Only TJA1051T/3 and TJA1051TK/3 have a V_IOpin. In transceivers without a V_IOpin, the V_IOinput is internally connected to V_CC

.

[2] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to

cover the specified temperature and power supply voltage range.

[3]

V_IO= V_CCfor the non-V_IOproduct variants TJA1051T(/E)

[4] Only TJA1051T/E has an EN pin.

[5] Maximum value assumes V_CC< V_IO; if V_CC> V_IO, the maximum value will be V_CC+ 0.3 V.

[6] Not tested in production; guaranteed by design.

[7] The test circuit used to measure the bus output voltage symmetry (which includes C_SPLIT) is shown in Figure 8.

11. Dynamic characteristics

Table 8.

Dynamic characteristics

T_vj= 40 C to +150 C; V_CC= 4.5 V to 5.5 V; V_IO= 2.8 V to 5.5 V^[1]; R_L= 60  unless specified otherwise. All voltages are

defined with respect to ground. Positive currents flow into the IC.^[2]

Symbol

Parameter

Conditions

Min

Typ Max

Unit

Transceiver timing; pins CANH, CANL, TXD and RXD; see Figure 7 and Figure 3

t_{d(TXD-busdom)}delay time from TXD to bus dominant

t_{d(TXD-busrec)}delay time from TXD to bus recessive

t_{d(busdom-RXD)}delay time from bus dominant to RXD

t_{d(busrec-RXD)}delay time from bus recessive to RXD

t_d(TXDL-RXDL)delay time from TXD LOW to RXD LOW

Normal mode

-

65

90

60

65

-

ns

Normal mode

-

Normal/Silent mode

-

Normal mode: versions

with V_IOpin

40

250

Normal mode: other

versions

40

-

220

250

220

ns

t_d(TXDH-RXDH)delay time from TXD HIGH to RXD HIGH Normal mode: versions

with V_IOpin

Normal mode: other

versions

[3]

t_bit(bus)

transmitted recessive bit width

bit time on pin RXD

t_bit(TXD)= 500 ns

t_bit(TXD)= 200 ns

t_bit(TXD)= 500 ns

t_bit(TXD)= 200 ns

t_bit(TXD)= 500 ns

t_bit(TXD)= 200 ns

V_TXD= 0 V; Normal mode

435

155

400

120

65

45

0.3

-

1

530

210

550

220

+40

+15

5

ns

ms

t_bit(RXD)

t_rec

receiver timing symmetry

TXD dominant time-out time

[4]

t_to(dom)TXD

[1] Only TJA1051T/3 and TJA1051TK/3 have a V_IOpin. In transceivers without a V_IOpin, the V_IOinput is internally connected to V_CC

.

[2] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to

cover the specified temperature and power supply voltage range.

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

10 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

[3] See Figure 4.

[4] Minimum value of 0.8ms required according to SAE J2284; 0.3ms is allowed according to ISO11898-2:2016 for legacy devices.

+,*+

ꢈꢍꢉꢏ

7;'

ꢃꢍꢉꢏ

/2:

&$1+

&$1/

GRPLQDQW

ꢍꢀꢎꢉ9

9

2ꢊGLIꢌ

ꢍꢀꢆꢉ9

UHFHVVLYH

+,*+

ꢈꢍꢉꢏ

5;'

W

ꢃꢍꢉꢏ

/2:

W

Gꢊ7;'ꢋEXVGRPꢌ

Gꢊ7;'ꢋEXVUHFꢌ

W

GꢊEXVGRPꢋ5;'ꢌ

GꢊEXVUHFꢋ5;'ꢌ

DDDꢆꢀꢃꢇꢈꢇꢅ

W

Gꢊ7;'+ꢋ5;'+ꢌ

Gꢊ7;'/ꢋ5;'/ꢌ

Fig 3. CAN transceiver timing diagram

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

11 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

ꢈꢍꢉꢏ

7;'

ꢃꢍꢉꢏ

ꢆꢉ[ꢉW

ELWꢊ7;'ꢌ

W

ELWꢊ7;'ꢌ

ꢍꢀꢎꢉ9

9

2ꢊGLIꢌ

ꢍꢀꢆꢉ9

W

ELWꢊEXVꢌ

ꢈꢍꢉꢏ

5;'

ꢃꢍꢉꢏ

W

ELWꢊ5;'ꢌ

DDDꢆꢀꢃꢁꢅꢇꢈ

Fig 4. CAN FD timing definitions according to ISO 11898-2:2016

12. Application information

12.1 Application diagrams

ꢆꢉ9

%$7

ꢊꢁꢌ

9

&&

9

&$1+

&$1/

''

(1

6

&$1+

3[[

3\\

0,&52ꢋ

&21752//(5

7-$ꢀꢁꢂꢀ7ꢃ(

7;'

5;'

7;ꢍ

5;ꢍ

&$1/

*1'

ꢀꢁꢂDDDꢃꢃꢇ

(1) Optional, depends on regulator.

Fig 5. Typical application of the TJA1051T/E

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

12 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

%$7

ꢃꢉ9

ꢆꢉ9

ꢊꢁꢌ

RQꢐRIIꢉFRQWURO

ꢊꢁꢌ

9

9,2

&&

9

''

&$1+

&$1/

3[[

3\\

&$1+

&$1/

6

7-$ꢀꢁꢂꢀ7ꢃꢄ

0,&52ꢋ

&21752//(5

7-$ꢀꢁꢂꢀ7.ꢃꢄ

7;'

5;'

7;ꢍ

5;ꢍ

*1'

ꢀꢁꢂDDDꢃꢃꢈ

(1) Optional, depends on regulator.

Fig 6. Typical application of the TJA1051T/3 or TJA1051TK/3.

12.2 Application hints

Further information on the application of the TJA1051 can be found in NXP application

hints AH1014 Application Hints - Standalone high speed CAN transceiver

TJA1042/TJA1043/TJA1048/TJA1051.

13. Test information

+5 V

47 μF

100 nF

(1)

V

/EN

V

CC

IO

TXD

CANH

TJA1051

R

L

100 pF

RXD

CANL

GND

S

15 pF

015aaa040

(1) For versions with a V_IOpin (TJA1051T/3 and TJA1051TK/3) or an EN pin (TJA1051T/E), these

inputs are connected to pin V_CC

.

Fig 7. Timing test circuit for CAN transceiver

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

13 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

9

,2

&&

ꢆ

ꢃ

7;'

5;'

&$1+

ꢁ

ꢄ

ꢈ

ꢅ

ꢃꢍꢉȍ

Iꢉ ꢉꢂꢆꢍꢉN+]ꢑ

ꢁꢉ0+]ꢉRU

ꢂꢀꢆꢉ0+]

7-$ꢀꢁꢂꢀ

&

63/,7

ꢄꢀꢈꢉQ)

ꢃꢍꢉȍ

&$1/

ꢂ

*1'

DDDꢆꢀꢃꢃꢉꢊꢀ

Fig 8. Test circuit for measuring transceiver driver symmetry

13.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council

(AEC) standard Q100 Rev-G - Failure mechanism based stress test qualification for

integrated circuits, and is suitable for use in automotive applications.

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

14 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

14. Package outline

62ꢊꢋꢅSODVWLFꢅVPDOOꢅRXWOLQHꢅSDFNDJHꢌꢅꢊꢅOHDGVꢌꢅERG\ꢅZLGWKꢅꢄꢆꢍꢅPPꢅ

627ꢍꢎꢏꢀꢅ

'ꢉ

(ꢉ

$ꢉ

;ꢉ

Fꢉ

\ꢉ

+ꢉ

(ꢉ

Yꢉ 0ꢉ

$ꢉ

=ꢉ

ꢆꢉ

ꢇꢉ

4ꢉ

$ꢉ

ꢂꢉ

$ꢉ

ꢊ$ꢉꢉꢌꢉ

ꢃꢉ

$ꢉ

ꢁꢉ

SLQꢉꢁꢉLQGH[ꢉ

șꢉ

/ꢉ

Sꢉ

/ꢉ

ꢁꢉ

ꢄꢉ

ꢍꢉ

Hꢉ

GHWDLOꢉ;ꢉ

Zꢉ 0ꢉ

Eꢉ

Sꢉ

ꢂꢀꢆꢉ

ꢆꢉPPꢉ

VFDOHꢉ

',0(16,216ꢅꢈLQFKꢅGLPHQVLRQVꢅDUHꢅGHULYHGꢅIURPꢅWKHꢅRULJLQDOꢅPPꢅGLPHQVLRQVꢉꢅ

$ꢅ

ꢈꢀꢉꢅ

ꢈꢇꢉꢅ

81,7ꢅ

$ꢅ

ꢀꢅ

$ꢅ

ꢇꢅ

$ꢅ

ꢄꢅ

Eꢅ

Sꢅ

Fꢅ

'ꢅ

(ꢅ

Hꢅ

+ꢅ

(ꢅ

/ꢅ

Sꢅ

4ꢅ

Yꢅ

Zꢅ

\ꢅ

ꢍꢀꢁꢉ

=ꢅ

șꢉ

PD[ꢆꢅ

ꢍꢀꢂꢆꢉ ꢁꢀꢄꢆꢉ

ꢍꢀꢁꢍꢉ ꢁꢀꢂꢆꢉ

ꢍꢀꢄꢎꢉ ꢍꢀꢂꢆꢉ

ꢍꢀꢃꢅꢉ ꢍꢀꢁꢎꢉ

ꢆꢀꢍꢉ

ꢄꢀꢇꢉ

ꢄꢀꢍꢉ

ꢃꢀꢇꢉ

ꢅꢀꢂꢉ

ꢆꢀꢇꢉ

ꢁꢀꢍꢉ

ꢍꢀꢄꢉ

ꢍꢀꢈꢉ

ꢍꢀꢅꢉ

ꢍꢀꢈꢉ

ꢍꢀꢃꢉ

PPꢉ

ꢁꢀꢂꢈꢉ

ꢍꢀꢍꢆꢉ

ꢁꢀꢍꢆꢉ

ꢍꢀꢍꢄꢁꢉ

ꢍꢀꢂꢆꢉ ꢍꢀꢂꢆꢉ

ꢁꢀꢈꢆꢉ

ꢍꢀꢂꢆꢉ

ꢍꢀꢍꢁꢉ

Rꢉ

ꢇꢉ

Rꢉ

ꢍꢉ

ꢍꢀꢍꢁꢍꢉ ꢍꢀꢍꢆꢈꢉ

ꢍꢀꢍꢍꢄꢉ ꢍꢀꢍꢄꢎꢉ

ꢍꢀꢍꢁꢎꢉ ꢍꢀꢍꢁꢍꢍꢉ ꢍꢀꢂꢍꢉ ꢍꢀꢁꢅꢉ

ꢍꢀꢍꢁꢄꢉ ꢍꢀꢍꢍꢈꢆꢉ ꢍꢀꢁꢎꢉ ꢍꢀꢁꢆꢉ

ꢍꢀꢂꢄꢄꢉ

ꢍꢀꢂꢂꢇꢉ

ꢍꢀꢍꢃꢎꢉ ꢍꢀꢍꢂꢇꢉ

ꢍꢀꢍꢁꢅꢉ ꢍꢀꢍꢂꢄꢉ

ꢍꢀꢍꢂꢇꢉ

ꢍꢀꢍꢁꢂꢉ

LQFKHVꢉ ꢍꢀꢍꢅꢎꢉ

ꢍꢀꢍꢁꢉ ꢍꢀꢍꢁꢉ ꢍꢀꢍꢍꢄꢉ

1RWHVꢅ

ꢁꢀꢉ3ODVWLFꢉRUꢉPHWDOꢉSURWUXVLRQVꢉRIꢉꢍꢀꢁꢆꢉPPꢉꢊꢍꢀꢍꢍꢅꢉLQFKꢌꢉPD[LPXPꢉSHUꢉVLGHꢉDUHꢉQRWꢉLQFOXGHGꢀꢉ

ꢂꢀꢉ3ODVWLFꢉRUꢉPHWDOꢉSURWUXVLRQVꢉRIꢉꢍꢀꢂꢆꢉPPꢉꢊꢍꢀꢍꢁꢉLQFKꢌꢉPD[LPXPꢉSHUꢉVLGHꢉDUHꢉQRWꢉLQFOXGHGꢀꢉꢉ

ꢅ5()(5(1&(6ꢅ

ꢅ-('(&ꢅ ꢅ-(,7$ꢅ

ꢉ06ꢋꢍꢁꢂꢉ

287/,1(ꢅ

9(56,21ꢅ

(8523($1ꢅ

352-(&7,21ꢅ

,668(ꢅ'$7(ꢅ

ꢅ,(&ꢅ

ꢎꢎꢋꢁꢂꢋꢂꢈꢉ

ꢍꢃꢋꢍꢂꢋꢁꢇꢉ

ꢉ627ꢎꢅꢋꢁꢉ

ꢍꢈꢅ(ꢍꢃꢉ

Fig 9. Package outline SOT96-1 (SO8)

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

15 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

+9621ꢊꢋꢅSODVWLFꢅWKHUPDOꢅHQKDQFHGꢅYHU\ꢅWKLQꢅVPDOOꢅRXWOLQHꢅSDFNDJHꢌꢅQRꢅOHDGVꢌꢅ

ꢊꢅWHUPLQDOVꢌꢅERG\ꢅꢄꢅ[ꢅꢄꢅ[ꢅꢁꢆꢊꢂꢅPP

627ꢐꢊꢇꢏꢀ

;

%

$

(

'

$

ꢁ

F

GHWDLOꢉ;

WHUPLQDOꢉꢁꢉ

LQGH[ꢉDUHD

H

ꢁ

&

WHUPLQDOꢉꢁꢉ

LQGH[ꢉDUHD

%

$

Y

Z

&

H

E

\

&

ꢁ

ꢄ

/

.

(

K

ꢇ

ꢆ

'

K

ꢍ

ꢁ

ꢂꢉPP

/

VFDOH

'LPHQVLRQV

ꢊꢁꢌ

8QLW

$

E

F

'

K

(

H

ꢁ

.

Y

Z

\

ꢁ

K

PD[ꢉ ꢁꢀꢍꢍꢉ ꢍꢀꢍꢆꢉ ꢍꢀꢃꢆꢉ

PP QRPꢉ ꢍꢀꢇꢆꢉ ꢍꢀꢍꢃꢉ ꢍꢀꢃꢍꢉ ꢍꢀꢂ ꢃꢀꢍꢍꢉ ꢂꢀꢄꢍꢉ ꢃꢀꢍꢍꢉ ꢁꢀꢅꢍꢉ ꢍꢀꢅꢆ ꢁꢀꢎꢆ ꢍꢀꢃꢍꢉ ꢍꢀꢄꢍꢉ ꢍꢀꢁ ꢍꢀꢍꢆ ꢍꢀꢍꢆ ꢍꢀꢁ

PLQ ꢍꢀꢇꢍ ꢍꢀꢍꢍ ꢍꢀꢂꢆ ꢂꢀꢎꢍ ꢂꢀꢃꢆ ꢂꢀꢎꢍ ꢁꢀꢆꢆ ꢍꢀꢂꢆ ꢍꢀꢃꢆ

ꢃꢀꢁꢍꢉ ꢂꢀꢄꢆꢉ ꢃꢀꢁꢍꢉ ꢁꢀꢅꢆꢉ

ꢍꢀꢃꢆꢉ ꢍꢀꢄꢆꢉ

1RWHꢉ

ꢁꢀꢉ3ODVWLFꢉRUꢉPHWDOꢉSURWUXVLRQVꢉRIꢉꢍꢀꢍꢈꢆꢉPD[LPXPꢉSHUꢉVLGHꢉDUHꢉQRWꢉLQFOXGHGꢀ

VRWꢈꢉꢃꢆꢁBSR

5HIHUHQFHV

2XWOLQHꢉ

YHUVLRQ

(XURSHDQꢉ

SURMHFWLRQ

,VVXHꢉGDWH

,(&

ꢋꢉꢋꢉꢋ

-('(&

-(,7$

ꢋꢉꢋꢉꢋ

ꢍꢎꢋꢍꢇꢋꢂꢆꢉ

ꢍꢎꢋꢍꢇꢋꢂꢇ

627ꢈꢇꢂꢋꢁ

ꢉ

02ꢋꢂꢂꢎ

Fig 10. Package outline SOT782-1 (HVSON8)

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

16 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

15. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under

normal handling. When handling ensure that the appropriate precautions are taken as

described in JESD625-A or equivalent standards.

16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account

of soldering ICs can be found in Application Note AN10365 “Surface mount reflow

soldering description”.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to

Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both

the mechanical and the electrical connection. There is no single soldering method that is

ideal for all IC packages. Wave soldering is often preferred when through-hole and

Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not

suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high

densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from

a standing wave of liquid solder. The wave soldering process is suitable for the following:

• Through-hole components

• Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless

packages which have solder lands underneath the body, cannot be wave soldered. Also,

leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,

due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by

component placement and exposure to a temperature profile. Leaded packages,

packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

• Board specifications, including the board finish, solder masks and vias

• Package footprints, including solder thieves and orientation

• The moisture sensitivity level of the packages

• Package placement

• Inspection and repair

• Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

17 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

• Process issues, such as application of adhesive and flux, clinching of leads, board

transport, the solder wave parameters, and the time during which components are

exposed to the wave

• Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to

higher minimum peak temperatures (see Figure 11) than a SnPb process, thus

reducing the process window

• Solder paste printing issues including smearing, release, and adjusting the process

window for a mix of large and small components on one board

• Reflow temperature profile; this profile includes preheat, reflow (in which the board is

heated to the peak temperature) and cooling down. It is imperative that the peak

temperature is high enough for the solder to make reliable solder joints (a solder paste

characteristic). In addition, the peak temperature must be low enough that the

packages and/or boards are not damaged. The peak temperature of the package

depends on package thickness and volume and is classified in accordance with

Table 9 and 10

Table 9.

SnPb eutectic process (from J-STD-020D)

Package thickness (mm) Package reflow temperature (C)

Volume (mm³)

< 350

 350

220

< 2.5

235

220

 2.5

220

Table 10. Lead-free process (from J-STD-020D)

Package thickness (mm) Package reflow temperature (C)

Volume (mm³)

< 350

260

350 to 2000

> 2000

260

< 1.6

260

250

245

1.6 to 2.5

> 2.5

260

245

250

245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all

times.

Studies have shown that small packages reach higher temperatures during reflow

soldering, see Figure 11.

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

18 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

maximum peak temperature

= MSL limit, damage level

temperature

minimum peak temperature

= minimum soldering temperature

peak

temperature

time

001aac844

MSL: Moisture Sensitivity Level

Fig 11. Temperature profiles for large and small components

For further information on temperature profiles, refer to Application Note AN10365

“Surface mount reflow soldering description”.

17. Soldering of HVSON packages

Section 17 contains a brief introduction to the techniques most commonly used to solder

Surface Mounted Devices (SMD). A more detailed discussion on soldering HVSON

leadless package ICs can found in the following application notes:

• AN10365 ‘Surface mount reflow soldering description”

• AN10366 “HVQFN application information”

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

19 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

18. Appendix: ISO 11898-2:2016 parameter cross-reference list

Table 11. ISO 11898-2:2016 to NXP data sheet parameter conversion

ISO 11898-2:2016

NXP data sheet

Notation Symbol Parameter

Parameter

HS-PMA dominant output characteristics

Single ended voltage on CAN_H

Single ended voltage on CAN_L

Differential voltage on normal bus load

Differential voltage on effective resistance during arbitration

Optional: Differential voltage on extended bus load range

HS-PMA driver symmetry

V_{CAN_H}

V_{CAN_L}

V_Diff

V_O(dom)

dominant output voltage

differential output voltage

V_O(dif)

Driver symmetry

V_SYM

V_TXsym

transmitter voltage symmetry

Maximum HS-PMA driver output current

Absolute current on CAN_H

I_{CAN_H}

I_{CAN_L}

I_O(sc)dom

dominant short-circuit output

current

Absolute current on CAN_L

HS-PMA recessive output characteristics, bus biasing active/inactive

Single ended output voltage on CAN_H

Single ended output voltage on CAN_L

Differential output voltage

V_{CAN_H}

V_{CAN_L}

V_Diff

V_O(rec)

recessive output voltage

differential output voltage

TXD dominant time-out time

V_O(dif)

Optional HS-PMA transmit dominant timeout

Transmit dominant timeout, long

t_dom

t_to(dom)TXD

Transmit dominant timeout, short

HS-PMA static receiver input characteristics, bus biasing active/inactive

Recessive state differential input voltage range

Dominant state differential input voltage range

V_Diff

V_th(RX)dif

differential receiver threshold

voltage

V_rec(RX)

receiver recessive voltage

receiver dominant voltage

V_dom(RX)

HS-PMA receiver input resistance (matching)

Differential internal resistance

R_Diff

R_i(dif)

R_i

differential input resistance

input resistance

Single ended internal resistance

R_{CAN_H}

R_{CAN_L}

Matching of internal resistance

HS-PMA implementation loop delay requirement

Loop delay

MR

R_i

input resistance deviation

t_Loop

t_d(TXDH-RXDH)delay time from TXD HIGH to

RXD HIGH

t_d(TXDL-RXDL)

delay time from TXD LOW to RXD

LOW

Optional HS-PMA implementation data signal timing requirements for use with bit rates above 1 Mbit/s up to

2 Mbit/s and above 2 Mbit/s up to 5 Mbit/s

Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s,

intended

t_Bit(Bus)

t_bit(bus)

transmitted recessive bit width

Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s

Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s

t_Bit(RXD)

t_bit(RXD)

bit time on pin RXD

t_Rec

t_rec

receiver timing symmetry

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

20 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

Table 11. ISO 11898-2:2016 to NXP data sheet parameter conversion …continued

ISO 11898-2:2016

NXP data sheet

Parameter

Notation Symbol

Parameter

HS-PMA maximum ratings of V_{CAN_H}, V_{CAN_L}and V_Diff

Maximum rating V_Diff

V_Diff

V_(CANH-CANL)voltage between pin CANH and

pin CANL

General maximum rating V_{CAN_H}and V_{CAN_L}

V_{CAN_H}

V_{CAN_L}

V_x

voltage on pin x

Optional: Extended maximum rating VCAN_H and VCAN_L

HS-PMA maximum leakage currents on CAN_H and CAN_L, unpowered

Leakage current on CAN_H, CAN_L

I_{CAN_H}

I_{CAN_L}

I_L

leakage current

HS-PMA bus biasing control timings

CAN activity filter time, long

CAN activity filter time, short

Wake-up timeout, short

[1]

t_Filter

t_wake(busdom)

bus dominant wake-up time

bus recessive wake-up time

bus wake-up time-out time

[1]

t_wake(busrec)

t_to(wake)bus

t_Wake

Wake-up timeout, long

Timeout for bus inactivity

Bus Bias reaction time

t_Silence

t_Bias

t_to(silence)

bus silence time-out time

t_{d(busact-bias)}

delay time from bus active to bias

[1] t_{fltr(wake)bus}- bus wake-up filter time, in devices with basic wake-up functionality

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

21 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

19. Revision history

Table 12. Revision history

Document ID

TJA1051 v.9

Modifications:

Release date

Data sheet status

Change notice

Supersedes

20171128

Product data sheet

-

TJA1051 v.8.1

• Updated to comply with ISO 11898-2:2016 and SAE J22884-1 through SAE J2284-5 specifications:

–

Section 1: text amended (2nd last paragraph)

Section 2.1: text amended (1st entry)

Table 7: values changed and/or measurements conditions amended/added for parameters I_CC

,

V_dom(TX)sym, V_TXsym, V_O(dif), V_rec(RX), V_dom(RX), I_O(sc)dom, R_i, R_iand R_i(dif)

–

Table 8: Table note 4 added

Figure 3: thresholds clarified

Figure 4: title changed

• Figure 5, Figure 6, Figure 8: amended

TJA1051 v.8.1

TJA1051 v.7

TJA1051 v.6

TJA1051 v.5

TJA1051 v.4

TJA1051 v.3

TJA1051 v.2

TJA1051 v.1

20160712

20150115

20110325

20101229

20091020

20090825

20090701

20090309

Product data sheet

-

TJA1051 v.7

TJA1051 v.6

TJA1051 v.5

TJA1051 v.4

TJA1051 v.3

TJA1051 v.2

TJA1051 v.1

-

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

22 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

20. Legal information

20.1 Data sheet status

Document status^[1][2]

Product status^[3]

Development

Definition

Objective [short] data sheet

This document contains data from the objective specification for product development.

This document contains data from the preliminary specification.

This document contains the product specification.

Preliminary [short] data sheet Qualification

Product [short] data sheet Production

[1]

[2]

[3]

Please consult the most recently issued document before initiating or completing a design.

The term ‘short data sheet’ is explained in section “Definitions”.

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status

information is available on the Internet at URL http://www.nxp.com.

Suitability for use in automotive applications — This NXP

20.2 Definitions

Semiconductors product has been qualified for use in automotive

applications. Unless otherwise agreed in writing, the product is not designed,

authorized or warranted to be suitable for use in life support, life-critical or

safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors and its suppliers accept no liability for

inclusion and/or use of NXP Semiconductors products in such equipment or

applications and therefore such inclusion and/or use is at the customer's own

risk.

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modifications or additions. NXP Semiconductors does not give any

representations or warranties as to the accuracy or completeness of

information included herein and shall have no liability for the consequences of

use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is intended

for quick reference only and should not be relied upon to contain detailed and

full information. For detailed and full information see the relevant full data

sheet, which is available on request via the local NXP Semiconductors sales

office. In case of any inconsistency or conflict with the short data sheet, the

full data sheet shall prevail.

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. NXP Semiconductors makes no

representation or warranty that such applications will be suitable for the

specified use without further testing or modification.

Customers are responsible for the design and operation of their applications

and products using NXP Semiconductors products, and NXP Semiconductors

accepts no liability for any assistance with applications or customer product

design. It is customer’s sole responsibility to determine whether the NXP

Semiconductors product is suitable and fit for the customer’s applications and

products planned, as well as for the planned application and use of

customer’s third party customer(s). Customers should provide appropriate

design and operating safeguards to minimize the risks associated with their

applications and products.

Product specification — The information and data provided in a Product

data sheet shall define the specification of the product as agreed between

NXP Semiconductors and its customer, unless NXP Semiconductors and

customer have explicitly agreed otherwise in writing. In no event however,

shall an agreement be valid in which the NXP Semiconductors product is

deemed to offer functions and qualities beyond those described in the

Product data sheet.

NXP Semiconductors does not accept any liability related to any default,

damage, costs or problem which is based on any weakness or default in the

customer’s applications or products, or the application or use by customer’s

third party customer(s). Customer is responsible for doing all necessary

testing for the customer’s applications and products using NXP

Semiconductors products in order to avoid a default of the applications and

the products or of the application or use by customer’s third party

customer(s). NXP does not accept any liability in this respect.

20.3 Disclaimers

Limited warranty and liability — Information in this document is believed to

be accurate and reliable. However, NXP Semiconductors does not give any

representations or warranties, expressed or implied, as to the accuracy or

completeness of such information and shall have no liability for the

consequences of use of such information. NXP Semiconductors takes no

responsibility for the content in this document if provided by an information

source outside of NXP Semiconductors.

Limiting values — Stress above one or more limiting values (as defined in

the Absolute Maximum Ratings System of IEC 60134) will cause permanent

damage to the device. Limiting values are stress ratings only and (proper)

operation of the device at these or any other conditions above those given in

the Recommended operating conditions section (if present) or the

Characteristics sections of this document is not warranted. Constant or

repeated exposure to limiting values will permanently and irreversibly affect

the quality and reliability of the device.

In no event shall NXP Semiconductors be liable for any indirect, incidental,

punitive, special or consequential damages (including - without limitation - lost

profits, lost savings, business interruption, costs related to the removal or

replacement of any products or rework charges) whether or not such

damages are based on tort (including negligence), warranty, breach of

contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason

whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards

customer for the products described herein shall be limited in accordance

with the Terms and conditions of commercial sale of NXP Semiconductors.

Terms and conditions of commercial sale — NXP Semiconductors

products are sold subject to the general terms and conditions of commercial

sale, as published at http://www.nxp.com/profile/terms, unless otherwise

agreed in a valid written individual agreement. In case an individual

agreement is concluded only the terms and conditions of the respective

agreement shall apply. NXP Semiconductors hereby expressly objects to

applying the customer’s general terms and conditions with regard to the

purchase of NXP Semiconductors products by customer.

Right to make changes — NXP Semiconductors reserves the right to make

changes to information published in this document, including without

limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior

to the publication hereof.

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

23 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

No offer to sell or license — Nothing in this document may be interpreted or

construed as an offer to sell products that is open for acceptance or the grant,

conveyance or implication of any license under any copyrights, patents or

other industrial or intellectual property rights.

Translations — A non-English (translated) version of a document is for

reference only. The English version shall prevail in case of any discrepancy

between the translated and English versions.

Export control — This document as well as the item(s) described herein

may be subject to export control regulations. Export might require a prior

authorization from competent authorities.

20.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks

are the property of their respective owners.

Quick reference data — The Quick reference data is an extract of the

product data given in the Limiting values and Characteristics sections of this

document, and as such is not complete, exhaustive or legally binding.

21. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

TJA1051

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 28 November 2017

24 of 25

TJA1051

NXP Semiconductors

High-speed CAN transceiver

22. Contents

1

General description. . . . . . . . . . . . . . . . . . . . . . 1

20.2

20.3

20.4

Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 23

2

Features and benefits . . . . . . . . . . . . . . . . . . . . 1

General. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Low-power management . . . . . . . . . . . . . . . . . 2

Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

2.1

2.2

2.3

21

22

Contact information . . . . . . . . . . . . . . . . . . . . 23

Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

3

4

5

Quick reference data . . . . . . . . . . . . . . . . . . . . . 2

Ordering information. . . . . . . . . . . . . . . . . . . . . 3

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3

6

6.1

6.2

Pinning information. . . . . . . . . . . . . . . . . . . . . . 4

Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4

7

7.1

Functional description . . . . . . . . . . . . . . . . . . . 5

Operating modes . . . . . . . . . . . . . . . . . . . . . . . 5

Normal mode . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Silent mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Off mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Fail-safe features . . . . . . . . . . . . . . . . . . . . . . . 6

TXD dominant time-out function. . . . . . . . . . . . 6

Internal biasing of TXD, S and EN input pins . . 6

Undervoltage detection on pins V_CCand V_IO. . 6

Overtemperature protection . . . . . . . . . . . . . . . 6

V_IOsupply pin . . . . . . . . . . . . . . . . . . . . . . . . . . 6

7.1.1

7.1.2

7.1.3

7.2

7.2.1

7.2.2

7.2.3

7.2.4

7.3

8

Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 7

Thermal characteristics . . . . . . . . . . . . . . . . . . 7

Static characteristics. . . . . . . . . . . . . . . . . . . . . 8

Dynamic characteristics . . . . . . . . . . . . . . . . . 10

9

10

11

12

12.1

12.2

Application information. . . . . . . . . . . . . . . . . . 12

Application diagrams . . . . . . . . . . . . . . . . . . . 12

Application hints . . . . . . . . . . . . . . . . . . . . . . . 12

13

13.1

14

Test information. . . . . . . . . . . . . . . . . . . . . . . . 13

Quality information . . . . . . . . . . . . . . . . . . . . . 13

Package outline . . . . . . . . . . . . . . . . . . . . . . . . 14

Handling information. . . . . . . . . . . . . . . . . . . . 16

15

16

Soldering of SMD packages . . . . . . . . . . . . . . 16

Introduction to soldering . . . . . . . . . . . . . . . . . 16

Wave and reflow soldering . . . . . . . . . . . . . . . 16

Wave soldering. . . . . . . . . . . . . . . . . . . . . . . . 16

Reflow soldering. . . . . . . . . . . . . . . . . . . . . . . 17

16.1

16.2

16.3

16.4

17

18

Soldering of HVSON packages. . . . . . . . . . . . 18

Appendix: ISO 11898-2:2016 parameter

cross-reference list . . . . . . . . . . . . . . . . . . . . . 19

19

Revision history. . . . . . . . . . . . . . . . . . . . . . . . 21

Legal information. . . . . . . . . . . . . . . . . . . . . . . 22

Data sheet status . . . . . . . . . . . . . . . . . . . . . . 22

20

20.1

Please be aware that important notices concerning this document and the product(s)

described herein, have been included in section ‘Legal information’.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 November 2017

Document identifier: TJA1051


型号：	TJA1051T/E/1J
厂家：	NXP
描述：	TJA1051 - High-speed CAN transceiver SOIC 8-Pin 电信光电二极管电信集成电路
文件：	总25页 (文件大小：241K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

TJA1051T/E/1J [NXP]

相关型号：

TJA1051TK

TJA1051TK,118

TJA1051TK-3

TJA1051TK/3

TJA1051TK/E,118

TJA1051_09

TJA1051_10

TJA1052IT/5

TJA1052IT/5Y

TJA1053

TJA1053T

TJA1053T/N,118