UDA1309H [NXP]
Low-power stereo bitstream ADC/DAC; 低功耗立体声比特ADC / DAC型号: | UDA1309H |
厂家: | NXP |
描述: | Low-power stereo bitstream ADC/DAC |
文件: | 总24页 (文件大小:154K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
DATA SHEET
UDA1309H
Low-power stereo bitstream
ADC/DAC
1998 Jan 06
Product specification
Supersedes data of 1996 Jul 18
File under Integrated Circuits, IC01
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
FEATURES
• Low power
• Integrated high-pass filter to cancel DC offset (ADC)
• Analog loop-through function
• Multiple digital input/output formats possible
• 256fs system clock frequency
• Several power-down modes
• Digital de-emphasis (DAC)
APPLICATION
• Overload detector to enable automatic recording level
adjustment (ADC)
• Portable digital audio equipment.
• High dynamic range
• DAC requires only one capacitor for post-filtering
• Small 44-pin quad flat pack with 0.8 mm pitch
GENERAL DESCRIPTION
The UDA1309H is a single chip stereo analog-to-digital
and digital-to-analog converter employing bitstream
conversion techniques. The device is eminently suitable
for use in low-power portable digital audio equipment
which incorporates recording and playback functions.
• 256fs system clock frequency in Analog-to-Digital (AD)
and Digital-to-Analog (DA) mode
• Choice of three system clock frequencies
(192fs, 256fs or 384fs) in DA mode.
ORDERING INFORMATION
TYPE
PACKAGE
NUMBER
NAME
DESCRIPTION
VERSION
UDA1309H QFP44 plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 × 10 × 1.75 mm SOT307-2
1998 Jan 06
2
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
QUICK REFERENCE DATA
VDDD = VDDA = VDDO = VDDD(F) = 5 V; VSSD = VSSA = VSSO = VSSD(F) = 0 V; Tamb = 25 °C; full scale sine wave input;
mode 1; fi = 1 kHz; 16-bit input data; conversion rate = 44.1 kHz; measurement bandwidth = 10 Hz to 20 kHz; unless
otherwise specified.
SYMBOL
Supply
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
VDDA(AD)
VDDA(DA)
VDDO
ADC analog supply voltage (pin 8)
DAC analog supply voltage (pin 25)
4.5
4.5
4.5
5.0
5.0
5.0
5.5
5.5
5.5
V
V
V
operational amplifiers supply voltage
(pin 19)
VDDD
ADC and DAC digital supply voltage
(pin 28)
4.5
5.0
5.5
V
VDDD(F)
IDDA(AD)
IDDA(DA)
IDDO
digital filters supply voltage (pin 34)
ADC analog supply current (pin 8)
DAC analog supply current (pin 25)
4.5
−
5.0
9
5.5
V
13.5 mA
−
4.5
14
6.8
21
mA
mA
operational amplifiers supply current
(pin 19)
−
IDDD
ADC and DAC digital supply current
(pin 28)
−
0.2
0.5
mA
IDDD(F)
Tamb
digital filters supply current (pin 34)
operating ambient temperature
−
24
36
mA
−20
−
+75
°C
Analog-to-digital converter
VI(rms)
input voltage (RMS value)
note 1
0.9
−
1.0
−85
−35
95
1.1
tbf
−30
−
V
(THD + N)/S total harmonic distortion plus
noise-to-signal ratio
at 0 dB
dB
dB
dB
dB
at −60 dB; A-weighted
−
S/N
idle channel signal-to-noise ratio
channel separation
VI = 0 V; A-weighted
tbf
−
αcs
90
−
Digital-to-analog converter
VO(rms)
output voltage (RMS value)
note 2
0.9
−
1.0
1.1
−82
−34
−
V
(THD + N)/S total harmonic distortion plus
noise-to-signal ratio
at 0 dB
−90
−38
−44
104
100
dB
dB
dB
dB
dB
at −60 dB; A-weighted
at −60 dB; A-weighted; note 3
code 0000H; A-weighted
−
−
S/N
idle channel signal-to-noise ratio
channel separation
−
−
αcs
90
−
Notes
1. VI for full scale digital output is a function of VDDA(AD) [1.0 V (RMS) at VDDA(AD) = 5.0 V is equivalent to −1.0 dB in the
digital domain].
2. At full scale digital input; no de-emphasis; VO(rms) is a function of VDDA(DA)
3. 18-bit input data.
.
1998 Jan 06
3
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
BLOCK DIAGRAM
BM5H27
o
1998 Jan 06
4
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
PINNING
SYMBOL
ADBCK
PIN
DESCRIPTION
1
ADC input bit clock; 32fs or 64fs
ADC word select input at fs
ADC/DAC mode select input
ADWS
MODE0
ADENB
OVLOAD
ADPON
VSSA(AD)
VDDA(AD)
Vref(neg)
Vref
2
3
4
ADC serial data enable input (active HIGH)
ADC output overload flag (active LOW)
ADC power-on-mode input (active HIGH)
ADC analog ground supply voltage
ADC analog supply voltage
5
6
7
8
9
ADC negative reference voltage input (ground)
ADC decoupling capacitor
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Vref(pos)
BAOL
ADC positive reference voltage decoupling capacitor
ADC input amplifier output left
BAIL
ADC input amplifier virtual ground left
ADC input amplifier virtual ground right
ADC input amplifier output right
BAIR
BAOR
ADref
ADC decoupling capacitor
Iref
ADC/DAC reference current resistor input
DAC decoupling capacitor
DAref
VDDO
ADC/DAC operational amplifier supply voltage
ADC/DAC operational amplifier ground supply voltage
DAC output voltage left
VSSO
VOL
DACL
DAC output current left
DACR
VOR
DAC output current right
DAC output voltage right
VDDA(DA)
VSSA(DA)
VSSD
DAC analog supply voltage
DAC analog ground supply voltage
ADC/DAC digital ground supply voltage
ADC/DAC digital supply voltage
VDDD
DAPON
DADEM
DABCK
DAWS
VSSD(F)
VDDD(F)
DASDA
ANLPTR
TEST0
TEST1
VSS(I/O)
SYSCLK
DAC power-on-mode input (active HIGH)
DAC digital de-emphasis input (active HIGH)
DAC input bit clock; 32fs, 48fs or 64fs
DAC word select input at fs
ADC/DAC digital filters ground supply voltage
ADC/DAC digital filters supply voltage
DAC serial data input
ADC/DAC analog loop-through input (active HIGH)
ADC/DAC enable test mode 0 input (LOW is normal mode)
ADC/DAC enable test mode 1 input (LOW is normal mode)
ADC/DAC digital input/output ground supply voltage
ADC/DAC system clock input (fsys = 256fs; DAC also 192fs and 384fs)
1998 Jan 06
5
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
SYMBOL
ADSDA
PIN
DESCRIPTION
41
42
43
44
ADC serial data output
MODE1
ADC/DAC mode 1 select input
ADC/DAC mode 2 select input
MODE2
CLKEDGE
ADC/DAC input bit clock rising/falling edge
V
1
2
33
32
ADBCK
SSD(F)
ADWS
MODE0
ADENB
DAWS
3
31 DABCK
30 DADEM
29 DAPON
V
4
OVLOAD
ADPON
5
6
28
27
26
25
24
DDD
UDA1309H
V
V
V
V
V
7
SSA(AD)
SSD
V
8
DDA(AD)
SSA(DA)
DDA(DA)
OR
V
9
ref(neg)
V
10
11
ref
V
23 DACR
ref(pos)
MBH526
Fig.2 Pin configuration.
1998 Jan 06
6
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
The digital interfaces accommodates, 16 and 18-bit,
FUNCTIONAL DESCRIPTION
I2S-bus and LSB justified formats. The ADC digital output
can be made 3-state by means of the ADENB signal, this
enables the use of a digital bus.
Figure 1 illustrates the various components of the
UDA1309H.
The analog-to-digital converter is a bitstream type
converter, both channels are sampled simultaneously.
The digital-to-analog converter is a BCC (Bitstream
Continuous Calibration) type converter. The digital filter for
the ADC is a bit serial IIR filter that produces a fairly linear
phase response up to 15 kHz. A high-pass filter is
incorporated in the down-sampling path to remove DC
offsets. An overload detection circuit is incorporated to
facilitate automatic recording level adjustment.
The UDA1309H interface accommodates slave mode
only, therefore, the system ICs must provide the system
clock, bit clock and word clock signals. For the DAC, the
UDA1309H accepts the data together with these clocks,
for the ADC it delivers the data in response to these clocks.
Within one stereo frame, the first sample always
represents the left channel. When sending data the
unused bit positions are set to zero, when receiving data
these bit positions are don't cares.
The digital up-sample filter for the DAC is partly IIR, with
virtual linear phase response up to 15 kHz, and partly FIR.
A switchable digital de-emphasis circuit is also
incorporated. Due to the BCC principle used, the DAC
needs only single pole post-filtering (one external
capacitor) to meet the out-of-band suppression
requirement.
To accommodate the various interface formats and
system clock frequencies four control pins are provided,
MODE0 to MODE2 for mode selection and CLKEDGE
which selects the active edge of the BCK signal. Table 1
gives the interface mode selection, Fig.3 illustrates the
ADC/DAC data formats and Fig.5 the operating modes.
The section of the UDA1309H is designed to
accommodate two main modes:
The ADC and DAC channels have separate power-down
modes, to reduce power if one of them is not in use.
An analog loop-through function enables analog-input
analog-output mode without using the ADC and DAC
converters or filters, thereby switching them off to reduce
power consumption.
1. The 256fs mode in which analog-to-digital and
digital-to-analog can be used.
2. The 192fs or 384fs mode (digital-to-analog only).
Table 1 Interface mode selection
DEVICE PIN
ADC/DAC FORMATS
MODE 2
MODE 1
MODE 0
TYPE
BITS
BCK
SYS; fsys
256fs
FIGURE
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
LSB justified
LSB justified
LSB justified
LSB justified
I2S-bus
16
16
16
18
16
16
16
18
32fs
64fs
48fs
64fs
32fs
64fs
48fs
64fs
3(a)
3(b)
4(a)
3(c)
3(d)
3(e)
4(b)
3(f)
256fs
(1)
192fs
256fs
256fs
256fs
I2S-bus
I2S-bus
I2S-bus
(1)
384fs
256fs
Note
1. Only digital-to-analog.
Table 2 Clock edge mode
VALID EDGE OF BCK
CLKEDGE
ADC
DAC
0
1
falling
rising
rising
falling
1998 Jan 06
7
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
LSB JUSTIFIED 32f 16-BIT
s
BCK
WS
RIGHT
LEFT
SDA
LSB MSB
LSB MSB
(a)
LSB MSB
LSB JUSTIFIED 64f 16-BIT
s
BCK
WS
RIGHT
MSB
LEFT
MSB
SDA
LSB
LSB
(b)
LSB
LSB JUSTIFIED 64f 18-BIT
s
BCK
WS
RIGHT
LEFT
SDA
LSB
MSB
MSB
LSB
LSB
(c)
2
I S 32f 16-BIT
s
BCK
WS
LEFT
RIGHT
SDA
LSB MSB
LSB MSB
(d)
LSB
2
I S 64f 16-BIT
s
BCK
WS
LEFT
LSB
RIGHT
LSB
SDA
MSB
MSB
(e)
MSB
2
I S 64f 18-BIT
s
BCK
WS
LEFT
RIGHT
SDA
MSB
LSB
MSB
(f)
LSB
MSB
MGE767
Fig.3 DAC and ADC data formats (continued in Fig.4).
8
1998 Jan 06
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
LSB JUSTIFIED 48f 16-BIT
s
BCK
WS
RIGHT
MSB
LEFT
MSB
SDA
LSB
LSB
(a)
LSB
2
I S 48 16-BIT
fs
BCK
WS
LEFT
LSB
RIGHT
LSB
SDA
MSB
MSB
(b)
MSB
MGE768
Fig.4 DAC and ADC data formats (continued from Fig.3).
There are different modes in which the UDA1309H can operate. These modes can be selected as shown in Table 3 and
Fig.5. In mode a, the digital filters clock is switched off. Switching over to one of the ADC active modes (b, c or d) initiates
a reset sequence of the digital filters. This mode should be activated immediately after power-on for at least 2 clock
periods.
Table 3 Operating mode selection
DEVICE PIN LOGIC
MODE
DESCRIPTION
ANLPTR
ADPON
DAPON
a
not used
0
0
0
1
1
0
1
0
0
1
0
0
0
1
1
b
record and playback
record only
1
c
1
d
record and analog loop-through
analog loop-through
playback only
1
e
0
f
0
X(1)
g and h
reserved
Note
1. X = don’t care.
1998 Jan 06
9
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
ADC
DAC
DIGITAL
FILTER
analog
input
analog
output
ADC
DAC
ANALOG
DIGITAL
FILTER
MODE b
MODE c
MODE d
MODE e
MODE f
ANALOG
digital
output
digital
input
ADC
DIGITAL
FILTER
analog
input
digital
output
ADC
ANALOG
ADC
DIGITAL
FILTER
analog
input
digital
output
analog
output
ADC
ANALOG
analog
input
analog
output
DAC
DIGITAL
FILTER
digital
input
analog
output
DAC
ANALOG
MGE771
Fig.5 Schematic diagram of operating modes.
1998 Jan 06
10
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOL
VDDA(AD)
VDDA(DA)
VDDO
PARAMETER
CONDITIONS
MIN.
MAX.
6.5
UNIT
analog supply voltage (pin 8)
analog supply voltage (pin 25)
−
−
−
V
V
V
6.5
6.5
operational amplifiers supply voltage
(pin 19)
VDDD
digital supply voltage (pin 28)
−
−
−
−
6.5
6.5
100
100
V
V
VDDD(F)
∆VDD
∆VSS
digital filters supply voltage (pin 34)
maximum supply voltage difference
mV
mV
maximum ground supply voltage
difference
VI
maximum input voltage
−0.5
VDD + 0.5
V
IIK
DC clamp input diode current
VI < −0.5 V or
−
±10
mA
VI > VDD + 0.5 V
IOK
DC output clamp diode current;
(output type 2 mA)
VO < −0.5 V or
VO > VDD + 0.5 V
−
±10
mA
Tstg
Tamb
Ves
storage temperature
−65
+150
+75
°C
°C
V
operating ambient temperature
electrostatic handling
−20
note 1
note 2
−1500
−300
+1500
+300
V
Notes
1. Human body model: C = 100 pF; R = 1.5 kΩ; 3 zaps positive and 3 zaps negative.
2. Machine model: C = 200 pF; L = 0.5 µH; R = 10 Ω; 3 zaps positive and 3 zaps negative.
THERMAL CHARACTERISTICS
SYMBOL
Rth j-a
PARAMETER
VALUE
UNIT
thermal resistance from junction to ambient in free air
60
K/W
QUALITY SPECIFICATION
In accordance with “SNW-FQ-611E”. The number of this quality specification can be found in the “Quality Reference
Handbook”. The handbook can be ordered using the code 9397 750 00192.
1998 Jan 06
11
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
CHARACTERISTICS
VDDD = VDDA = VDDO = VDDD(F) = 5 V; VSSD = VSSA = VSSO = VSSD(F) = 0 V; Tamb = 25 °C; full scale sine wave input;
mode 1; fi = 1 kHz; 16-bit input data; conversion rate = 44.1 kHz; measurement bandwidth = 10 Hz to 20 kHz; unless
otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Supply
VDDA(AD)
ADC analog supply
voltage (pin 8)
4.5
4.5
4.5
4.5
4.5
5.0
5.5
V
VDDA(DA)
VDDO
DAC analog supply
voltage (pin 25)
5.0
5.0
5.0
5.0
5.5
5.5
5.5
5.5
V
V
V
V
operational amplifiers
supply voltage (pin 19)
VDDD
ADC/DAC digital supply
voltage (pin 28)
VDDD(F)
IDDA(AD)
digital filters supply voltage
(pin 34)
ADC analog supply current
(pin 8)
−
−
−
−
−
−
−
−
−
9
13.5
1.2
6.8
2.0
21
mA
mA
mA
mA
mA
mA
mA
mA
mA
ADC power-down
DAC power-down
0.8
4.5
1.1
14
5.5
7.5
0
IDDA(DA)
DAC analog supply current
(pin 25)
IDDO
operational amplifiers
supply current (pin 19)
DAC power-down
8.3
11.3
−
ADC power-down
ADC/DAC power-down
IDDD
ADC/DAC digital supply
current (pin 28)
0.2
0.5
IDDD(F)
digital filters supply current
(pin 34)
−
−
−
−
24
17
8
36
mA
mA
mA
µA
DAC power-down
ADC power-down
26
12
IDDD(F)q
digital filters quiescent
current
−
100
1998 Jan 06
12
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
SYMBOL
Analog-to-digital converter
VI(rms) input voltage (RMS value) note 1
II
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
0.9
1.0
1.1
V
input current
−
−
10
nA
(pins 13 and 14)
∆VO
unbalance between
channels
−
−
tbf
dB
RES
resolution
16-bit format
−
16
−
bits
bits
dB
dB
dB
dB
18-bit format
−
18
−
(THD + N)/S total harmonic distortion
plus noise-to-signal ratio
at 0 dB
−
−85
−75
−35
95
tbf
−
at −20 dB
−
at −60 dB; A-weighted
Vi = 0 V; A-weighted
−
−30
−
S/N
idle channel
tbf
signal-to-noise ratio
αcs
channel separation
−
−
90
−
−
dB
dB
PSRR
power supply rejection ratio note 2
−30
Digital-to-analog converter
VO(rms)
output voltage
(RMS value)
note 3
0.9
1.0
0.1
1.1
V
∆VO
unbalance between
channels
−
−
dB
RL
load resistance
load capacitance
resolution
5
−
−
−
−
−
−
−
−
−
kΩ
pF
CL
note 4
−
200
−
RES
16-bit format
18-bit format
at 0 dB
16
bits
bits
dB
dB
dB
dB
18
−
(THD + N)/S total harmonic distortion
plus noise-to-signal ratio
−90
−75
−38
−44
−82
−
at −20 dB
at −60 dB; A-weighted
−34
−
at −60 dB; A-weighted;
note 5
S/N
idle channel
code 0000H; A-weighted
−
104
−
dB
signal-to-noise ratio
αcs
channel separation
90
100
−
−
dB
dB
PSRR
power supply rejection ratio note 2
−
−30
Analog loop-through (mode e)
(THD + N)/S total harmonic distortion
plus noise-to-signal ratio
at 0 dB
−
−
−85
−
−
dB
dB
S/N
idle channel
VI = 0 V; A-weighted
note 1
95
signal-to-noise ratio
Gltr
Eos
loop-through gain
DC offset error
−
−
−1.1
−
−
dB
1.0
mV
1998 Jan 06
13
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Analog-to-digital decimation filter
fs(o)
fs(i)
fsys
B
output sample frequency
input sample frequency
system clock frequency
signal bandwidth
28
44.1
54
kHz
−
128fs
−
256fs
0.02
60
−
−
−
256fs
20
fs(o) = 44.1 kHz
s(o) − B < fi < 2fs(o) − B;
kHz
dB
Asup
aliasing suppression
f
−
note 6
fi > 2fs(o) − B; note 6
fi = 20 Hz to 20 kHz
note 7
80
−0.2
−
−
−
0
−
dB
dB
dB
α
frequency response
+0.2
−
OLdet
overload detection level
Digital-to-analog interpolation filter
fs(o)
fs(i)
fsys
B
output sample frequency
input sample frequency
system clock frequency
signal bandwidth
−
64fs
44.1
−
−
28
54
kHz
256fs
0.02
−0.2
40
256fs
20
fs(i) = 44.1 kHz
−
kHz
dB
α
frequency response
fi = 20 Hz to 20 kHz
−
+0.2
−
SUP
out-of-band suppression
50
dB
Digital part; note 8
INPUTS (PINS 1 TO 4, 6, 29 TO 32, 35 TO 38, 40 AND 42 TO 44)
VIL
LOW level input voltage
LOW level input current
HIGH level input current
−0.5
−
−
−
−
0.3VDDD
10
V
IIL
VI = VSSD
VI = VDDD
−
−
−
µA
µA
pF
IIH
10
CI(max)
maximum input
capacitance
10
INPUT (PINS 1 TO 4, 6, 29 TO 32, 35 TO 38, 40 AND 42 TO 44)
VIH HIGH level input voltage
0.7VDDD
−
VDDD + 0.5
V
OUTPUTS (PINS 5 AND 41)
VOL
VOH
IOZ
LOW level output voltage
IOL = 2 mA
−
−
−
−
0.5
−
V
HIGH level output voltage
3-state leakage current
IOH = −2 mA
V
DDD − 0.5
V
VO = VDDD or VSSD
−
10
µA
1998 Jan 06
14
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
SYMBOL
Timing
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
BIT CLOCK (BCK) RELATED SIGNALS (see Fig.6); CLKEDGE = 0
Tcy
tHC
tLC
tr
clock period
clock HIGH time
clock LOW time
rise time
300
100
100
−
−
−
−
−
−
−
−
ns
−
ns
ns
ns
ns
ns
−
20
20
−
tf
fall time
−
tsuWS
set-up time WS to rising
edge of BCK
20
thWS
tsuDA
thDA
thAD
tdAD
hold time WS to rising edge
of BCK
0
−
−
−
−
−
−
ns
ns
ns
ns
ns
set-up time SDA (DAC) to
rising edge of BCK
20
0
−
hold time SDA (DAC) to
rising edge of BCK
−
hold time SDA (ADC) to
falling edge of BCK
0
−
delay time SDA (ADC) to
falling edge of BCK
−
80
SYSTEM CLOCK (SYSCLK) RELATED SIGNALS (see Fig.7)
Tcy
tHC
tLC
tr
clock period
clock HIGH time
clock LOW time
rise time
72
22
22
−
−
−
−
−
−
−
ns
ns
ns
ns
ns
−
−
10
10
tf
fall time
−
Notes
1. VI for full scale digital output is a function of VDDA(AD) [1.0 V (RMS) at VDDA(AD) = 5.0 V is equivalent to −1.0 dB in the
digital domain].
2. Vripple = 1% of the supply voltage and fripple = 100 Hz.
3. At full scale digital input; no de-emphasis; VO(rms) is a function of VDDA(DA)
.
4. For a load capacitance greater than 33 pF a series resistor of 200 Ω is recommended.
5. 18 bits input data.
6. The aliasing suppression frequency is mirrored around 128fs.
7. VDDA = 5 V; indicated digital level is with respect to −1.0 dB (no overload).
8. All digital voltages = 4.5 to 5.5 V; all ground supply voltages = 0 V; Tamb = −20 to +75 °C.
1998 Jan 06
15
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
T
cy
t
t
LC
HC
CLKEDGE = 1
V
H
BCK
V
L
CLKEDGE = 0
t
t
t
t
hWS
f
r
suWS
WS (LRCK)
t
t
suDA
hDA
SDA (DAC)
t
dAD
t
hAD
SDA (ADC)
MGE769
Fig.6 Serial timing of BCK related signals.
1998 Jan 06
16
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
T
cy
t
t
LC
HC
SYSCLK
t
t
f
MGE770
r
Fig.7 Serial timing of SYSCLK related signals.
1998 Jan 06
17
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
PACKAGE OUTLINE
QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm
SOT307-2
y
X
A
33
23
34
22
Z
E
e
H
E
E
A
2
A
(A )
3
A
1
w M
θ
b
p
L
p
pin 1 index
L
12
44
detail X
1
11
w M
Z
v
M
A
D
b
p
e
D
B
H
v
M
B
D
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
D
H
L
L
v
w
y
Z
Z
θ
1
2
3
p
E
p
D
E
max.
10o
0o
0.25 1.85
0.05 1.65
0.40 0.25 10.1 10.1
0.20 0.14 9.9 9.9
12.9 12.9
12.3 12.3
0.95
0.55
1.2
0.8
1.2
0.8
mm
2.10
0.25
0.8
1.3
0.15 0.15 0.1
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
EIAJ
95-02-04
97-08-01
SOT307-2
1998 Jan 06
18
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
If wave soldering cannot be avoided, for QFP
packages with a pitch (e) larger than 0.5 mm, the
following conditions must be observed:
SOLDERING
Introduction
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.
• A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave)
soldering technique should be used.
• The footprint must be at an angle of 45° to the board
direction and must incorporate solder thieves
downstream and at the side corners.
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our “IC Package Databook” (order code 9398 652 90011).
Reflow soldering
Maximum permissible solder temperature is 260 °C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150 °C within
Reflow soldering techniques are suitable for all QFP
packages.
6 seconds. Typical dwell time is 4 seconds at 250 °C.
The choice of heating method may be influenced by larger
plastic QFP packages (44 leads, or more). If infrared or
vapour phase heating is used and the large packages are
not absolutely dry (less than 0.1% moisture content by
weight), vaporization of the small amount of moisture in
them can cause cracking of the plastic body. For more
information, refer to the Drypack chapter in our “Quality
Reference Handbook” (order code 9397 750 00192).
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
Repairing soldered joints
Fix the component by first soldering two diagonally-
opposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300 °C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320 °C.
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Several methods exist for reflowing; for example,
infrared/convection heating in a conveyor type oven.
Throughput times (preheating, soldering and cooling) vary
between 50 and 300 seconds depending on heating
method. Typical reflow peak temperatures range from
215 to 250 °C.
Wave soldering
Wave soldering is not recommended for QFP packages.
This is because of the likelihood of solder bridging due to
closely-spaced leads and the possibility of incomplete
solder penetration in multi-lead devices.
CAUTION
Wave soldering is NOT applicable for all QFP
packages with a pitch (e) equal or less than 0.5 mm.
1998 Jan 06
19
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
DEFINITIONS
Data sheet status
Objective specification
Preliminary specification
Product specification
This data sheet contains target or goal specifications for product development.
This data sheet contains preliminary data; supplementary data may be published later.
This data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
1998 Jan 06
20
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
NOTES
1998 Jan 06
21
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
NOTES
1998 Jan 06
22
Philips Semiconductors
Productspecification
Low-power stereo bitstream ADC/DAC
UDA1309H
NOTES
1998 Jan 06
23
Philips Semiconductors – a worldwide company
Argentina: see South America
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. +61 2 9805 4455, Fax. +61 2 9805 4466
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010,
Fax. +43 160 101 1210
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773
Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474
Belgium: see The Netherlands
Brazil: see South America
Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22 612 2831, Fax. +48 22 612 2327
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 689 211, Fax. +359 2 689 102
Portugal: see Spain
Romania: see Italy
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381
Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919
China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700
Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. +65 350 2538, Fax. +65 251 6500
Colombia: see South America
Czech Republic: see Austria
Slovakia: see Austria
Slovenia: see Italy
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,
Tel. +45 32 88 2636, Fax. +45 31 57 0044
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. +27 11 470 5911, Fax. +27 11 470 5494
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615800, Fax. +358 9 61580920
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11 821 2333, Fax. +55 11 821 2382
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 3 301 6312, Fax. +34 3 301 4107
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 23 53 60, Fax. +49 40 23 536 300
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 632 2000, Fax. +46 8 632 2745
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 1 4894 339/239, Fax. +30 1 4814 240
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2686, Fax. +41 1 488 3263
Hungary: see Austria
India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2 745 4090, Fax. +66 2 398 0793
Indonesia: see Singapore
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. +90 212 279 2770, Fax. +90 212 282 6707
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,
20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,
Tel. +81 3 3740 5130, Fax. +81 3 3740 5077
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415
Uruguay: see South America
Vietnam: see Singapore
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 625 344, Fax.+381 11 635 777
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381
Middle East: see Italy
For all other countries apply to: Philips Semiconductors,
Internet: http://www.semiconductors.philips.com
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825
© Philips Electronics N.V. 1998
SCA57
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
547027/1200/02/pp24
Date of release: 1998 Jan 06
Document order number: 9397 750 03167
相关型号:
UDA1320ATS/N2
IC SERIAL INPUT LOADING, 20-BIT DAC, PDSO16, 4.40 MM, PLASTIC, SSOP-16, Digital to Analog Converter
NXP
UDA1320ATSDK
IC SERIAL INPUT LOADING, 20-BIT DAC, PDSO16, 4.40 MM, PLASTIC, SSOP-16, Digital to Analog Converter
NXP
UDA1320ATSDK-T
IC SERIAL INPUT LOADING, 20-BIT DAC, PDSO16, 4.40 MM, PLASTIC, SSOP-16, Digital to Analog Converter
NXP
©2020 ICPDF网 联系我们和版权申明