MSM7617-001GS-BK [OKI]
ISDN Echo Canceller, 1-Func, CMOS, PQFP64, 14 X 14 MM, 0.80 MM PITCH, PLASTIC, QFP-64;
| 型号： | MSM7617-001GS-BK |
| 厂家： | 
OKI ELECTRONIC COMPONETS |
| 描述： | ISDN Echo Canceller, 1-Func, CMOS, PQFP64, 14 X 14 MM, 0.80 MM PITCH, PLASTIC, QFP-64 电信 综合业务数字网 电信集成电路 |
| 文件： | 总30页 (文件大小：367K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
FEDL7617-05
Issue Date: Jun. 27, 2003
OKI Semiconductor
MSM7617
2-Channel Echo Canceler
1
¡ Semiconductor
MSM7617
FEATURES
•Echocancelerhastwochannels, whichcanbeusedforacousticandlineechoes. Setasasingle
cross-connected channel, it can be used for both acoustic and line echoes.
•ITU-T G164/G165 standard tone disabler.
•PCM line level adjustment possible with SIN level attenuator (SA pin) and SOUT level
amplifier (SG pin). Can also be used for ERL amplification with the SIN level attenuator (SA
pin).
•RGCpinprovidesinput/outputadjustmentmode(±6LRmode)thatcanpreventmalfunction
due to excessive inputs without changing the RIN-ROUT input/output levels.
•Cancelable echo delay time:
•Echo attenuation:
55 ms (max.)
30 dB (typ.)
•Clock frequency:
18 to 20 MHz
19.2 MHz if using internal clock signal
•Power supply voltage:
•Package:
4.5 to 5.5 V
64-pin plastic QFP (QFP64-P-1414-0.80-BK)
MSM7617-001GS-BK (m-law)
•Product name:
2
OKI Semiconductor
MSM7617
3
¡ Semiconductor
MSM7617
PIN CONFIGURATION (TOP VIEW)
RST2
ADP2
HCL2
SYNC2
VDD
1
2
3
4
5
6
7
8
9
48 VSS(PLL)
47 VDD(PLL)
46 CLKIN
45 VSS
44 VSS
NLP2
IOM0
IOM1
SCK
43 TST
42 PWDWN
41 ECDM1
40 ECDM0
39 SCKO
38 SYNCO
37 VDD
ECM 10
NLP1 11
VSS 12
SYNC1 13
HCL1 14
ADP1 15
RST1 16
36 VDD
35 VDD
34 VDD
33 VDD
64-Pin Plastic QFP
4
OKI Semiconductor
MSM7617
PIN DESCRIPTIONS
Pin
Symbol Type
Description
Reset signal input pin for channel 2.
“L”: Reset
1
RST2
I
“H”: Normal operation
Input signals are invalid for 100 µs after reset (after RST returns to “H” from “L”) for
setting initial values.
Input the basic clock during reset. Output pins will be placed in the following states
during reset.
Hi-Z: ROUT2, SOUT2
No effect: SYNCO, SCKO, ROUT1, SOUT1, DF1, WDT1
Previous state: DF2, WDT2
At power-up, keep this pin to "L" longer than 1 µs after a master clock (CLKIN) gets
stably supplied, and execute initialization of LSI internal registers by releasing it to
"H".
Also such as in a case when this LSI is intended to be kept in reset state, for
instance, till the first call comes in, the above-mentioned initialization of LSI internal
registers must be done, and, later than 560ns since the initialization, assert this pin
back to "L" and wait the call.
2
3
ADP2
HCL2
I
I
AFF coefficient control pin for channel 2.
This pin stops coefficient variation of the adaptive FIR filter (AFF), fixing the
coefficients. It allows once acquired AFF coefficients to be saved.
“H”: Fixed coefficient mode
“L”: Normal mode (variable coefficients)
Echo canceler disable pin for channel 2.
This pin disables the echo canceler and enables data from SIN to SOUT to be
output in “through mode”. The input and output levels of SIN and SOUT are
changed by the setting of the SG and SA pins; therefore, to output data from SIN to
SOUT in “through mode”, set the SA and SG pins to “0 dB”.
It simultaneously clears the adaptive FIR filter coefficients.
“H”: Disable mode
“L”: Normal mode (echo canceller enabled)
4
6
SYNC2
NLP2
I
I
Sync signal input pin for channel 2 transmit/receive PCM data while in parallel I/O
mode.
Input the transmit/receive sync signal (8 kHz) of the PCM CODEC connected to
channel 2. Input “L” if not in parallel I/O mode.
NLP control pin for channel 2.
This pin controls center clipping, forcing SOUT2 output to the minimum positive
value when it is below –54 dBm0. It is effective for reducing uncanceled echoes
and low-level noise.
“H”: Center clipping on
“L”: Center clipping off
5
¡ Semiconductor
MSM7617
PIN DESCRIPTIONS (Continued)
Pin
7
Symbol
IOM0
Type
Description
I
Sets I/O mode of PCM data.
8
IOM1
IOM1
IOM0
Mode Setting
0
0
1
1
0
1
0
1
2-channel parallel I/O mode
2-channel serial I/O mode
1-channel cross-connected mode
Inhibited
9
SCK
I
Common pin for channel 1 and channel 2. Clock input pin for PCM data
transmission.
Input the same clock as the transmit/receive clock of the PCM CODEC.
Frequencies below 128 kHz cannot be used in serial mode.
Not used. Fix input to "H".
10
11
ECM
I
I
NLP1
NLP control pin for channel 1.
This pin controls center clipping, forcing SOUT1 output to the minimum
positive value when it is below –54 dBm0. It is effective for reducing
uncancelled echoes and low-level noise.
"H": Center clipping on
"L": Center clipping off
13
14
SYNC1
HCL1
I
I
Sync signal input pin for channel 1 transmit/receive PCM data while in 2-
channel parallel I/O mode, 2-channel serial I/O mode, or 1-channel cross-
connected mode.
Input the transmit/receive sync signal (8 kHz) of the PCM CODEC.
Echo canceler disable control pin for channel 1.
This pin disables the echo canceler and enables data from SIN to SOUT to be output
in "through mode". The input and output levels of SIN and SOUT are changed by the
setting of the SG and SA pins; therefore, to output data from SIN to SOUT in "through
mode", set the SA and SG pins to "0 dB".
It simultaneously clears the adaptive FIR filter coefficients.
"H": Disable mode
"L": Normal mode (echo canceler enabled)
15
ADP1
I
AFF coefficient control pin for channel 1.
This pin stops coefficient variation of the adaptive FIR filter (AFF), fixing the
coefficients. It allows once acquired AFF coefficients to be saved.
"H": Fixed coefficient mode
"L": Normal mode (variable coefficients)
6
OKI Semiconductor
MSM7617
PIN DESCRIPTIONS (Continued)
Pin
16
Symbol Type
Description
Reset signal input pin for channel 1.
“L”: Reset
RST1
I
“H”: Normal operation
Input signals are invalid for 100 µs after reset (after RST returns to “H” from “L”) for
setting initial values.
Input the base clock during reset. Output pins will be placed in the following states
during reset.
Hi-Z: ROUT1, SOUT1
No effect: SYNCO, SCKO, ROUT2, SOUT2, DF2, WDT2
Previous state: DF1, WDT1
At power-up, keep this pin to "L" longer than 1 µs after a master clock (CLKIN) gets
stably supplied, and execute initialization of LSI internal registers by releasing it to
"H".
Also such as in a case when this LSI is intended to be kept in reset state, for
instance, till the first call comes in, the above-mentioned initialization of LSI internal
registers must be done, and, later than 560ns since the initialization, assert this pin
back to "L" and wait the call.
17
18
HD1
I
I
Howling detection control pin for channel 1.
This pin controls detection and canceling of howling generated by the acoustics of
handsfree telephone.
“L”: Howling detector on
“H”: Howling detector off
ATT1
ATT control pin for channel 1.
This pin controls the ATT function for preventing howling with the attenuators
(ATT) provided on RIN and SOUT. When input is only on RIN, the SOUT
attenuator is activated. When there is no input on RIN or there is input on both SIN
and RIN, the RIN input attenuator is activated. Either the ATT for the RIN output or
the ATT for the SOUT is always activated in all cases, and the attenuation of ATT is
6 dB.
“H”: Attenuator off
“L”: Attenuator on
Because the attenuator is inserted opposite the speaker, it is effective for further
reducing echo.
19
SOUT1
O
PCM data output pin. Output signal changes depending on the setting of the IOM
pins (refer to the block diagram).
Data is always output on the rising edge of SCK. This pin is put in high impedance
state while there is no data or during reset.
In 2-channel parallel I/O mode, this pin becomes SOUT for channel 1 and outputs
the PCM signal synchronous with SYNC1. In 2-channel serial I/O mode, this pin
outputs the SOUT signal as a multiplexed PCM signal of SOUT signal for channel
1 and channel 2 synchronous with SYNC1.
In 1-channel cross-connected mode, this pin becomes high impedance.
7
¡ Semiconductor
MSM7617
PIN DESCRIPTIONS (Continued)
Pin
Symbol
Type
Description
20
SIN1
I
PCM data input pin. Pin use changes depending on the setting of the IOM
pins (refer to the block diagram).
In 2-channel parallel I/O mode, this pin becomes SIN for channel 1 and
inputs the PCM signal synchronous with SYNC1. In 2-channel serial I/O
mode, this pin sequentially inputs SIN as a multiplexed PCM signal from
channel 1 and channel 2 synchronous with SYNC1. In 1-channel cross-
connected mode, this pin becomes the cross-connected SIN pin for channel
1, and inputs the PCM signal synchronous with SYNC1.
Data is captured on the falling edge of SCK.
22
ROUT1
O
PCM data output pin. Output signal changes depending on the setting of
the IOM pins (refer to the block diagram).
Data is always output on the rising edge of SCK. This pin becomes high
impedance while there is no data or during reset.
In 2-channel parallel I/O mode, this pin becomes ROUT for channel 1 and
outputs the PCM signal synchronous with SYNC1. In 2-channel serial I/O
mode, this pin outputs the ROUT signal as a multiplexed PCM signal of ROUT
signals for channel 1 and channel 2 synchronous with SYNC1.
In 1-channel cross-connected mode, this pin becomes the cross-connected
ROUT pin for channel 1, and outputs the PCM signal synchronous with SYNC1.
23
RIN1
I
PCM data input pin. Pin use changes depending on the setting of the IOM
pins (refer to the block diagram).
In 2-channel parallel I/O mode, this pin becomes RIN for channel 1 and
inputs the PCM signal synchronous with SYNC1. In 2-channel serial I/O
mode, this pin sequentially inputs RIN as a multiplexed PCM signal from
channel 1 and channel 2 synchronous with SYNC1. In 1-channel cross-
connected mode, this pin is not used, and should be fixed at "L".
Data is captured on the falling edge of SCK.
8
¡ Semiconductor
MSM7617
PIN DESCRIPTIONS (Continued)
Pin
24
Symbol
SG11
Type
Description
I
S output gain control pins for channel 1 (refer to the block diagram).
These pins amplify the output level of SOUT. The gain level can be set even
during the echo canceler disable mode.
25
SG10
SG11 SG10 Gain Level
0
0
1
1
0
1
0
1
0 dB
+6 dB
+12 dB
Not used
26
27
SA11
SA10
I
S input attenuator control pins for channel 1 (refer to the block diagram).
These pins attenuate the input level of SIN. Use them if ERL is large.
The attenuation level can be set even during the echo canceler disable mode.
SA11 SA10 Attenuation Level
0
0
1
1
0
1
0
1
0 dB
–6 dB
–12 dB
Not used
29
30
RGC11
RGC10
I
R input level control pins for channel 1 (refer to the block diagram).
Excessive input (PCM level is at maximum value) causes a malfanction.
Use these pins when there is a possibility of excessive input.
RGC11 RGC10 Level Control Mode
0
0
0
1
Off
GC: On (control level = –20 dBm0)
By the R gain controller, levels from –20 to –11.5 dBm0 will
be suppressed to –20 dBm0 and those above –11.5 dBm0 will
always be attenuated by 8.5 dB. This is effective to prevent
excessive input and howling for hands-free applications.
Inhibited
1
1
0
1
±6LR: On
Applies –6 dB to excessive inputs using the level adjuster
provided on R and S I/O. Since +6 dB also is applied at the
output, the total level will not change, making this effective
against line echo.
9
OKI Semiconductor
MSM7617
PIN DESCRIPTIONS (Continued)
Pin
Symbol Type
Description
Tone disabler flag output pin for channel 1.
31
DF1
O
This pin outputs a disable flag when the ECDM pins are used for tone disabler
mode.
“H”: Echo canceler disabled
“L”: Echo canceler enabled
32
38
WDT1
O
O
Not used. Leave this pin open.
SYNCO
Output pin for internal SYNC signal (8 kHz).
This pin is used as the transmit/receive synchronization signal for PCM signals.
Connect it to the SYNC pin and PCM CODEC’s synchronization signal pin. Leave
this pin open if using an external SYNC.
39
SCKO
O
I
Output pin for internal SCK signal (256 kHz).
This pin is used for the transfer clock of PCM signals. Connect it to the PCM
CODEC’s synchronization signal pin. Leave open if using an external SYNC.
40
41
ECDM0
ECDM1
Tone disabler control pin common to channel 1 and channel 2.
These pins detect answer tones generated by modems (2100 Hz), and then
disable the echo canceler. Once the echo canceler is disabled by this function, the
echo canceler is kept disabled unless the power of its received signals gets less
than -32dBm0 independently upon the frequency characteristics of its received
signals.
ECDM1 ECDM0 Tone Disabler Mode
0
0
0
1
Off
2100Hz tone detection: ON
(detects both phase reversed and non-phase reversed 2100Hz)
Phase reversed 2100Hz tone detection: ON
(detects only phase reversed 2100Hz)
Inhibited
1
1
0
1
42
PWDWN
I
Common pin for channel 1 and channel 2.
This pin controls the power-down mode to reduce current consumption when the
device is not being used.
“L”: Power down
“H”: Normal operation
During power-down mode all input pins are invalid, and output pins will enter the
following states.
Hi-Z: SOUT1, SOUT2, ROUT1, ROUT2
“L”: SYNCO, SCKO
Previous state: DF1, WDT1, DF2, WDT2
Reset the device after power-down mode is released.
10
¡ Semiconductor
MSM7617
PIN DESCRIPTIONS (Continued)
Pin
43
Symbol
TST
Type
Description
O
I
Not used. Leave this pin open.
Basic clock input pin.
46
CLKIN
Input a clock 18 to 20 MHz. Use 19.2 MHz if using internal synchronization
signals (SYNCO, SCKO).
47
48
VDD
I
I
Power supply for PLL circuit that uses the basic clock.
Insert a 0.1mF capacitor with excellent high frequency characteristics
between VDD (PLL) and VSS (PLL).
(PLL)
VSS
Ground for PLL circuit that uses the basic clock.
Insert a 0.1mF capacitor with excellent high frequency characteristics
between VDD (PLL) and VSS (PLL).
(PLL)
49
50
WDT2
DF2
O
O
Not used. Leave this pin open.
Tone disabler flag output pin for channel 2.
This pin outputs a disable flag when the ECDM pins are used for tone
disabler.
"H": Echo canceler disabled
"L": Echo canceler enabled
51
52
RGC20
RGC21
I
R input level control pins for channel 2 (refer to the block diagram).
Excessive input (PCM level is at maximum value) causes a malfunction.
Use these pins when there is a possibility of excessive input.
RGC21 RGC20 Level Control Mode
0
0
0
1
Off
GC: On (control level = –20 dBm0)
By the R gain controller, levels from –20 to –11.5 dBm0
will be suppressed to –20 dBm0 and those above –11.5
dBm0 will always be attenuated by 8.5 dB. This is
effective to prevent excessive input and howling for
hands-free applications.
1
1
0
1
Inhibited
±6LR: On
Apply –6 dB to excessive inputs using the level
adjuster provided on R and S I/O. Since +6 dB also
is applied at the output, the total level will not
change, making this effective against line echo.
11
¡ Semiconductor
MSM7617
PIN DESCRIPTIONS (Continued)
Pin
54
Symbol
SA20
Type
Description
I
S input attenuator control pins for channel 2 (refer to the block diagram).
These pins attenuate the input level of SIN. Use them if ERL is large.
The attenuation level can be set even during the echo canceler disable mode.
55
SA21
SA21
SG20 Attenuation Level
0
0
1
1
0
1
0
1
0 dB
–6 dB
–12 dB
Not used
56
57
SG20
SG21
I
S output gain control pins for channel 2 (refer to the block diagram).
These pins amplify the output level of SOUT. The gain level can be set even
during the echo canceler disable mode.
SG21
SG20 Gain Level
0
0
1
1
0
1
0
1
0 dB
+6 dB
+12 dB
Not used
58
59
RIN2
I
PCM data input pin. Pin use changes depending on the setting of the IOM
pins (refer to the block diagram).
In 2-channel parallel I/O mode, this pin becomes RIN for channel 2 and
inputs the PCM signal synchronous with SYNC2. Data is captured on the
falling edge of SCK. In other modes, this pin is not used, and should be
fixed at "L".
ROUT2
O
PCM data output pin. Output signal changes depending on the setting of
the IOM pins (refer to the block diagram).
Data is always output on the rising edge of SCK. This pin becomes high
impedance while there is no data.
In 2-channel parallel I/O mode, this pin becomes ROUT for channel 2 and
outputs the PCM signal synchronous with SYNC2. In 2-channel serial I/O
mode, this pin is not used and should be left open. In 1-channel cross-
connected mode, this pin becomes the cross-connected ROUT pin for
channel 2, and outputs the PCM signal synchronous with SYNC1.
12
¡ Semiconductor
MSM7617
PIN DESCRIPTIONS (Continued)
Pin
Symbol
Type
Description
61
SIN2
I
PCM data input pin. Pin use changes depending on the setting of the IOM
pins (refer to the block diagram). Data is captured on the falling edge of SCK.
In 2-channel parallel I/O mode, this pin becomes SIN for channel 2 and
inputs the PCM signal synchronous with SYNC2. In 2-channel serial I/O
mode, this pin is not used and should be fixed at "L". In 1-channel cross-
connected mode, this pin becomes the cross-connected SIN pin for channel
2, and inputs the PCM signal synchronous with SYNC1.
PCM data output pin. Output signal changes depending on the setting of
the IOM pins (refer to the block diagram).
62
SOUT2
O
Data is always output on the rising edge of SCK. This pin becomes high
impedance while there is no data.
In 2-channel parallel I/O mode, this pin becomes SOUT for channel 2 and
outputs the PCM signal synchronous with SYNC2. In other modes, this pin
is not used and should be left open.
63
ATT2
I
ATT control pin for channel 2.
This pin controls the ATT function for preventing howling with the
attenuators (ATT) provided on RIN and SOUT. When input is only on RIN,
the SOUT attenuator is activated. When there is no input on SIN or there is
input on both SIN and RIN, the RIN input attenuator is activated. Either the
ATT for the RIN output or the ATT for the SOUT is always activated in all
cases, and the attenuation of ATT is 6 dB.
"H": Attenuator off
"L": Attenuator on
Because the attenuator is activated opposite the speaker, it is effective for
further reducing echo.
64
HD2
I
Howling detection control pin for channel 2.
This pin controls detection and canceling of howling generated by the
acoustics of handsfree telephones.
"L": Howling detector on
"H": Howling detector off
13
OKI Semiconductor
MSM7617
(VDD = 4.5 to 5.5 V)
Parameter
Symbol
VDD
Condition
Min.
4.5
—
Typ.
Max.
5.5
Unit
V
Power Supply Voltage
Power Supply Voltage
—
—
5
0
VSS
—
V
Other input pins than
SYNC1/2, SCK
2.4
—
VDD
High Level Input Voltage
VIH
V
SYNC1/2, SCK
V
DD × 0.8
—
—
VDD
0.8
Low Level Input Voltage
Operating Temperature
VIL
Ta
—
—
0
V
–40
+25
+85
°C
14
¡ Semiconductor
MSM7617
Max. Unit
Echo Canceler Characteristics (refer to characteristics diagram)
Parameter
Symbol
Condition
RIN = –10 dBm0
Min.
Typ.
(5 kHz white noise band)
E. R. L. = 6 dB
Echo Reduction
LRES
—
30
—
55
dB
(Common to Channel 1 and
Channel 2)
TD = 50 ms
ATT, GC, NLP: OFF
RIN = –10 dBm0
(5 kHz white noise band)
E. R. L. = 6 dB
Cancelable Echo Delay Time
(Common to Channel 1 and
Channel 2)
TD
—
—
ms
ATT, GC, NLP: OFF
Tone Disabler Characteristics
Parameter
Min.
Typ.
Max.
2125
—
Unit
Hz
Detection frequency
2075
–32
2100
—
Tone Detection
Detection level
Detection time
dBm0
ms
380
—
—
Detection condition
Detection frequency
Detection level
Phase reversal
Detection level
Release time
2100Hz. 180° out-of-phase detected before and after 450±25ms.
2075
–32
135
—
2100
—
2125
—
Hz
dBm0
°
Phase Reversal Detection
Release
180
—
225
–32
—
dBm0
ms
—
250
15
¡ Semiconductor
MSM7617
AC Characteristics
(VDD = 4.5 V to 5.5 V, Ta = –40°C to +85°C)
Parameter
Clock Frequency
Symbol
Min.
—
Typ.
19.2
—
Max.
Unit
—
fC
MHz
If Used Without Internal Sync Signal
Clock Cycle Time
18
20
—
52.08
—
—
tMCK
ns
If Used Without Internal Sync Signal
Clock Duty Cycle
50
55.56
tDMC
tMCH
tMCL
tr
40
—
60
%
ns
ns
ns
ns
ns
kHz
µs
%
Clock High Level Pulse Width
Clock Low Level Pulse Width
Clock Rise Time
tMCK ¥ 0.4
tMCK ¥ 0.4
—
—
tMCK ¥ 0.6
—
tMCK ¥ 0.6
—
5
5
Clock Fall Time
tf
—
—
tDCM
fCO
Internal Sync Clock Output Time
Internal Sync Clock Frequency
Internal Sync Clock Cycle Time
Internal Sync Clock Duty Cycle
Internal Sync Signal Output Time
Internal Sync Signal Period
Internal Sync Signal Pulse Width
Transmit/Receive Sync Clock Frequency
In Serial I/O Mode
—
—
40
—
256
3.9
50
—
tCO
—
—
tDCO
tDCC
tCYO
tWSO
—
—
—
—
5
ns
µs
µs
—
125
tCO
—
—
—
—
64
2048
2048
15.62
7.81
60
fSCK
tSCK
kHz
128
0.488
0.488
40
—
Transmit/Receive Sync Clock Cycle Time
In Serial I/O Mode
—
µs
—
tDSC
tCYC
tXS
Transmit/Receive Sync Clock Duty Cycle
Transmit/Receive Sync Signal Period
50
%
µs
ns
ns
µs
ns
ns
µs
µs
—
125
—
—
45
—
Sync Timing
tSX
45
—
—
tWSY
tDS
tDH
tID
Sync Signal Width
tSCK
45
—
tCYC–tSCK
—
Receive Signal Setup Time
Receive Signal Hold Time
Receive Signal Input Time
In 2-Channel Serial Mode
—
45
—
—
—
7tSCK
15tSCK
—
tID2
—
—
16
¡ Semiconductor
MSM7617
AC Characteristics (Continued)
(VDD = 4.5 V to 5.5 V, Ta = –40°C to +85°C)
Parameter
Symbol
tSD
Min.
—
Typ.
—
—
—
—
—
—
—
—
—
—
—
—
—
Max.
90
Unit
ns
ns
µs
ns
ns
µs
ns
ns
ms
ns
ns
ns
ns
Serial Output Delay Time
tXD
—
90
tWR
Reset Signal Input Width
Reset Start Time
1
—
tDRS
tDRE
tDIT
5
—
Reset End Time
—
52
Process Operation Start Time
Power-Down Start Time
Power-Down End Time
RST Width After Power-Down
RST Control Pin Setup Time
RST Control Pin Hold Time
SCK Control Pin Setup Time
SCK Control Pin Hold Time
100
—
—
tDPS
tDPE
tWPR
tDSR
tDHR
tDCS
tDCH
111
15
—
10
—
20
—
20
—
120
120
—
—
17
¡ Semiconductor
MSM7617
TIMING DIAGRAMS
Clock Timing
tr
tf
fC, tMCK, tDMC
tMCH
tMCL
CLKIN
tDCM
tDCM
SCKO
fCO, tCO
SCKO
tDCO
tDCC
tDCC
tCYO
SYNCO
tWSO
18
¡ Semiconductor
MSM7617
Serial Data Input Timing (Parallel Mode, FTF Mode)
fSCK, tSCK
tDSC
SCK
tSX
tXS
tCYC
SYNC
tWSY
tDH
tDS
SIN
RIN
MSB
7
LSB
0
MSB
7
6
5
4
3
2
1
tID
Serial Data Input Timing (Serial Mode)
Note: Refer to parallel mode for detailed timing
fSCK, tSCK
SCK
tCYC
tWSY
SYNC1
tID2
tDH
tDS
RIN1
SIN1
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
CH1 data
CH2 data
19
¡ Semiconductor
MSM7617
Serial Data Output Timing (Parallel Mode, FTF Mode)
fSCK, tSCK
tDSC
SCK
tXS
tSX
tCYC
SYNC
tWSY
tXD
tXD
tSD
tXD
SOUT
ROUT
High-Z
MSB
7
LSB
0
MSB
7
6
5
4
3
2
1
High-Z
Serial Data Output Timing (Serial Mode)
Note: Refer to parallel mode for detailed timing
fSCK, tSCK
SCK
tCYC
tWSY
SYNC1
ROUT1 High-Z
SOUT1
High-Z
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
CH1 data
CH2 data
Operation Timing After Reset
tWR
Note: Reset timing can be asynchronous.
tDIT
RST
tDRS
tDRE
Reset
Internal operation
Initial setting
Proccessing starts
20
¡ Semiconductor
MSM7617
Power-Down Timing
Note: All inputs are invalid during power-down. Always reset the device after power-down.
PWDWN
tDPS
tDPE
Internal operation
Power-down
tWPR
RST
Capture Timing of Control Pins
Controlpinstatesarecapturedduringresetandduringeachperiod’sserialdatacapture.
tWR
RST
tDHR
tDSR
Control Pin
SCK
tID2
tID
SYNC
tDCH
tDCS
Channel 1 Control Pin
Channel 2 Control Pin
(when not in serial mode)
tDCH
tDCS
Channel 2 Control Pin (when in serial mode)
21
¡ Semiconductor
MSM7617
HOW TO USE THE MSM7617
The echo canceler cancels the echo on the RIN signal as returned by SIN. Connect the original
signal to the R side, and the signal generating the echo to the S side.
Connection Methods According to Echoes
Example 1. Cancel Acoustic Echo (applies to acoustic echo from line input)
ROUT
RIN
Input
AFF
H
Acoustic echo
CODEC
CODEC
–
SIN
SOUT
+
+
Example 2. Cancel Line Echo (applies to line echo from microphone input)
SOUT
SIN
+
H
CODEC
CODEC
AFF
Input
RIN
ROUT
Line echo
Example 3. Cancel Both Acoustic Echo And Line Echo
MSM7617
ROUT1
Input
SIN2
+
AFF
H
Acoustic echo
CODEC
CODEC
AFF
SIN1
+
ROUT2
Line echo
Input
CH1
CH2
22
¡ Semiconductor
MSM7617
ECHO CANCELER CHARACTERISTICS DIAGRAM
Characteristics of m-law and A-law are identical. (Characteristic graphs below are reference
data.)
ERL vs. Echo Attenuation
RIN Input Level vs. Echo Attenuation
40
30
20
10
0
40
30
20
10
0
40 30 20 10
E. R. L. [dB]
0
–10
–50 –40 –30 –20 –10
RIN Input level [dBm0]
0
10
Measuring Conditions:
RIN input level = –10 dBm0 white noise
Echo delay time = 50 ms
Measuring Conditions:
RIN input = white noise
Echo delay time = 50 ms
E.R.L. = 6 [dB]
ATT, GC, NLP, LR all off
ATT, GC, NLP, LR all off
Echo Delay Time vs. Echo Attenuation
Measuring Conditions:
40
30
20
10
0
RIN input level = –10 dBm0 white noise
Echo delay time = 50 ms
E.R.L = 6 dB
ATT, GC, NLP, LR all off
0
10
20
30
40
50
60
Echo Delay Time [ms]
Note: regarding dBm0:
The "dBm0" unit used in the characteristic graphs is a unit that expresses PCM CODEC digital
values. Therefore, be aware that the same value 0 [dBm0] might correspond to different analog
input levels depending on the PCM CODEC being used. Please check the data sheet of the PCM
CODEC being used.
Example
MSM7533
0 [dBm0] = 0.85 [Vrms] = 2.4 [Vp-p] = 0.8 [dBm] 600 W
–10 [dBm0] = 0.27 [Vrms] = 0.76 [Vp-p] = –9.2 [dBm] 600 W
MSM7543
0 [dBm0] = 0.6007 [Vrms] = 1.7 [Vp-p] = –2.2 [dBm] 600 W
–10 [dBm0] = 0.19 [Vrms] = 0.54 [Vp-p] = –12.2 [dBm] 600 W
23
¡ Semiconductor
MSM7617
Measurement System Block Diagram
White noise generator
MSM7617
RIN ROUT
Echo Delay Time
L. P. F.
5 kHz
Delay
CH1 or CH2
SOUT SIN
Level Meter
ATT
E. R. L.
2ch CODEC
MSM7533
24
¡ Semiconductor
MSM7617
NOTES ON USE
1. Set echo return loss (E. R. L) to be attenuated. If the echo return loss is set to be amplified, the
echo cannot be canceled. (Refer to the "E. R. L vs Echo Attenuation" characteristic graph.)
When the echo return loss is amplified, adjust the input level to be attenuated by setting the
mode with the SA pin. If the level from the SA pin is too low by setting the mode with the SA
pin, then amplify the output level by setting the mode with the SG pin.
2. SetRINinputsothatthereisnotexcessiveinput(above0dBm0)fromthePCMCODEC. Echo
cancellation is not possible with excessive input. (Refer to the "RIN vs Echo Attenuation"
characteristic graph.)
Recommended input levels are –10 to –20 dBm0. If there is a possibility of excessive input,
then set GC mode or 6LR mode with the RGC pins.
3. Applying the tone signals to this echo canceler will decrease echo attenuation.
4. For changes in the echo path (retransmit, circuit switching during transmission, and so on),
convergence may be difficult.
Perform a reset to make it converge.
If the state of the echo path changes after a reset, convergence may again be difficult.
In cases such as a change in the echo path, perform a reset each time.
5. If a clock is not input after power is applied, then the internal circuits will not stabilize,
possibly damaging the device.
When power is applied, set the PWDWN pin to "H" and input the basic clock.
If the device is put into PWDWN immediately after power has been applied, be sure to input
10 or more clocks of the basic clock before setting to the power down mode.
6. Always reset after power is applied or power-down is released.
For power-on reset operation, an external oscillator may require a certain setting time after
powered on. Allow 10 ms for a reset time after the oscillator has settled.
7. Whenthedeviceisusedasanacousticechocanceler,equipmentnoiseandenvironmentnoise
from the microphone amp may be amplified, and echo attenuation may be below 30 dB.
25
ROUT Bus
SIN Bus
RIN Bus
SOUT Bus
ch3 SYNC
SCK
Line side
Terminal side
MSM7617
MSM7617
23
19
58
62
13
9
22
20
59
61
4
23
19
58
62
13
9
22
20
59
61
4
RIN1
ROUT1
SIN1
ROUT2
SIN2
RIN1
ROUT1
SIN1
ROUT2
SIN2
SOUT1
RIN2
SOUT2
SYNC1
SCK
SOUT1
RIN2
SOUT2
SYNC1
SCK
ch1 SYNC
SYNC2
SYNC2
32
31
11
14
15
17
18
24
25
26
27
29
30
16
41
40
43
46
42
47
48
5
49
50
6
32
31
11
14
15
17
18
24
25
26
27
29
30
16
41
40
43
46
42
47
48
5
49
50
6
WDT1
DF1
WDT2
DF2
WDT1
DF1
WDT2
DF2
+5 V
NLP1
HCL1
ADP1
HD1
NLP2
HCL2
ADP2
HD2
+5 V
+5 V
NLP1
HCL1
ADP1
HD1
NLP2
HCL2
ADP2
HD2
+5 V
3
3
2
2
64
63
57
56
55
54
52
51
1
64
63
57
56
55
54
52
51
1
ATT1
ATT2
SG21
SG20
SA21
SA20
RGC21
RGC20
RST2
IOM1
IOM0
ECM
ATT1
ATT2
SG21
SG20
SA21
SA20
RGC21
RGC20
RST2
IOM1
IOM0
ECM
CH1
CH2
CH3
CH4
SG11
SG10
SA11
SA10
RGC11
RGC10
RST1
ECDM1
ECDM0
TST
SG11
SG10
SA11
SA10
RGC11
RGC10
RST1
ECDM1
ECDM0
TST
ch1 RST
8
8
GND
GND
GND
GND
7
7
10
38
39
12
28
44
45
60
10
38
39
12
28
44
45
60
CLOCK
CLKIN
PWDWN
VDD(PLL)
VSS(PLL)
VDD
SYNCO
SCKO
VSS
CLKIN
PWDWN
VDD(PLL)
VSS(PLL)
VDD
SYNCO
SCKO
VSS
+5 V
GND
+5 V
GND
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
21
33
34
35
36
21
33
34
35
36
VDD
VDD
VDD
VDD
VDD
VDD
GND
GND
+
+
37
53
37
53
VDD
VDD
VDD
VDD
+5 V
VDD
VDD
VDD
VDD
+5 V
ch2 RST
ch3 RST
ch4 RST
¡ Semiconductor
MSM7617
Cross-Connection Example
2ch CODEC
MSM7533VGS-K
Microphone Input
C1
R1
R5
C2
21
22
4
24
23
2
AIN1
AIN2
Line Input
R2
R6
GSX1
GSX2
AOUT1 AOUT2
Line Output
R3
R7
DV
DV
13
14
11
Speaker Output
DOUT1 DOUT2
12
15
10
16
19
DIN1
DIN2
XSYNC
8
1
RSYNC
VDD
AV
+
BCLK
A/m
SGC
C4 C5
18 C3
9
5
6
PDN
CHP
AG
DG
(AG)
DV
DV
R4
DV
MSM7617
23
22
RIN1
ROUT1
R8
19
58
62
20
59
61
SOUT1
RIN2
SIN1
ROUT2
SIN2
SOUT2
13
9
4
SYNC1
SCK
SYNC2
32
31
11
14
15
49
50
6
3
2
WDT1
DF1
NLP1
HCL1
ADP1
HD1
WDT2
DF2
NLP2
HCL2
ADP2
HD2
DV
R1 = 20 kW
R2 = 20 kW
R3 = 2.2 kW
R4 = 10 kW
R5 = 20 kW
R6 = 20 kW
R7 = 2.2 kW
R8 = 10 kW
17
64
18
24
25
26
27
29
63
57
56
55
54
52
ATT1
ATT2
SG21
SG20
SA21
SG11
SG10
SA11
SA10
RGC11
RGC10
DV
DG
SA20
RGC21
30
16
41
40
51
1
RGC20
RST2
RST1
ECDM1
RST
8
IOM1
IOM0
ECM
7
DG
ECDM0
10
38
39
43
46
42
TST
CLKIN
PWDWN
C1 = 1 mF
SYNC0
SCK0
CLK
C2 = 1 mF
PWDWN
47
48
5
12
28
44
DV
DG
V
V
DD(PLL)
SS(PLL)
VSS
VSS
VSS
C3 = 0.1 mF
C4 = 10 mF
C5 = 0.1 mF
C6 = 0.1 mF
C7 = 0.1 mF
C8 = 10 mF
C6
VDD
21
33
34
35
36
45
60
VDD
VDD
VDD
VDD
VDD
VSS
DG
C8
C7
37
53
+
VDD
VDD
DV
27
OKI Semiconductor
MSM7617
PACKAGE DIMENSIONS
(Unit: mm)
QFP64-P-1414-0.80-BK
Mirror finish
Package material
Lead frame material
Pin treatment
Package weight (g)
Rev. No./Last Revised
Epoxy resin
42 alloy
Solder plating (J5µm)
0.87 TYP.
6/Feb. 23, 2001
5
Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity
absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product
name, package name, pin number, package code and desired mounting conditions (reflow method,
temperature and times).
28
OKI Semiconductor
MSM7617
REVISION HISTORY
Page
Previous Current
Document
Date
Description
No.
Edition
Edition
FEDL7617-04
Nov. 2001
–
–
Edition 4
3
5
3
5
Typo correction of “RGC20,21” from ”GC20,21”
Correction and addition in power-up sequence in
RST2 pin description
Correction and addition in power-up sequence in
RST1 pin description
7
7
FEDL7617-05
Jun. 27, 2003
Alternation in expressions to eliminate ambiguity
in ECDM0/ECDM1 pin description
10
14
10
14
Separation of VIH specifications for SYNC1/2 and
SCK pins
29
OKI Semiconductor
MSM7617
NOTICE
1. The information contained herein can change without notice owing to product and/or technical improvements.
Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an
explanation for the standard action and performance of the product. When planning to use the product, please
ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the
specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating
temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation
resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or
unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified
maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party’s industrial and intellectual property right, etc. is
granted by us in connection with the use of the product and/or the information and drawings contained herein.
No responsibility is assumed by us for any infringement of a third party’s right which may result from the use
thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial
applications (e.g., office automation, communication equipment, measurement equipment, consumer
electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any
system or application that requires special or enhanced quality and reliability characteristics nor in any
system or application where the failure of such system or application may result in the loss or damage of
property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace
equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular
countries. The purchaser assumes the responsibility of determining the legality of export of these products
and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
Copyright 2003 Oki Electric Industry Co., Ltd.
30
相关型号：
MSM7617-002GS-BK
ISDN Echo Canceller, 2-Func, CMOS, PQFP64, 14 X 14 MM, 0.80 MM PITCH, PLASTIC, QFP-64
OKI
©2020 ICPDF网 联系我们和版权申明