MC14515BDW [ONSEMI]
4-Bit Transparent Latch/4-to-16 Line Decoder; 4位透明锁存器/ 4至16线译码器
| 型号： | MC14515BDW |
| 厂家： | 
ONSEMI |
| 描述： | 4-Bit Transparent Latch/4-to-16 Line Decoder |
| 文件： | 总12页 (文件大小：204K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
The MC14514B and MC14515B are two output options of a 4 to 16
line decoder with latched inputs. The MC14514B (output active high
option) presents a logical “1” at the selected output, whereas the
MC14515B (output active low option) presents a logical “0” at the
selected output. The latches are R–S type flip–flops which hold the
last input data presented prior to the strobe transition from “1” to “0”.
These high and low options of a 4–bit latch/4 to 16 line decoder are
constructed with N–channel and P–channel enhancement mode
devices in a single monolithic structure. The latches are R–S type
flip–flops and data is admitted upon a signal incident at the strobe
input, decoded, and presented at the output.
http://onsemi.com
MARKING
DIAGRAMS
24
PDIP–24
P SUFFIX
CASE 709
These complementary circuits find primary use in decoding
applications where low power dissipation and/or high noise immunity
is desired.
MC145XXBCP
AWLYYWW
• Supply Voltage Range = 3.0 Vdc to 18 Vdc
1
• Capable of Driving Two Low–power TTL Loads or One Low–power
Schottky TTL Load Over the Rated Temperature Range
24
MAXIMUM RATINGS (Voltages Referenced to V ) (Note 1.)
SS
Symbol
Parameter
Value
Unit
V
SOIC–24
DW SUFFIX
CASE 751E
145XXB
AWLYYWW
V
DD
DC Supply Voltage Range
–0.5 to +18.0
V , V
in out
Input or Output Voltage Range
(DC or Transient)
–0.5 to V + 0.5
V
DD
1
I , I
in out
Input or Output Current
(DC or Transient) per Pin
±10
mA
XX
A
= Specific Device Code
= Assembly Location
P
D
Power Dissipation,
500
mW
WL or L = Wafer Lot
per Package (Note 2.)
YY or Y = Year
WW or W = Work Week
T
Ambient Temperature Range
Storage Temperature Range
–55 to +125
–65 to +150
260
°C
°C
°C
A
T
stg
ORDERING INFORMATION
T
Lead Temperature
L
(8–Second Soldering)
Device
Package
PDIP–24
SOIC–24
Shipping
1. Maximum Ratings are those values beyond which damage to the device
may occur.
2. Temperature Derating:
MC14514BCP
MC14514BDW
MC14514BDWR2
15/Rail
30/Rail
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C
SOIC–24 1000/Tape & Reel
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
MC14515BCP
MC14515BDW
MC14515BDWR2
PDIP–24
SOIC–24
15/Rail
30/Rail
high–impedancecircuit. For proper operation, V and V should be constrained
in
out
to the range V
(V or V
)
V
DD
.
SS
in
out
Unused inputs must always be tied to an appropriate logic voltage level (e.g.,
either V or V ). Unused outputs must be left open.
SOIC–24 1000/Tape & Reel
SS
DD
Semiconductor Components Industries, LLC, 2000
1
Publication Order Number:
March, 2000 – Rev. 3
MC14514B/D
MC14514B, MC14515B
PIN ASSIGNMENT
ST
D1
D2
S7
S6
S5
1
2
3
4
5
6
24
V
DD
23 INH
22 D4
21 D3
20 S10
19 S11
S4
S3
S1
7
8
9
18 S8
17 S9
16 S14
15 S15
14 S12
13 S13
S2 10
S0 11
V
SS
12
DECODE TRUTH TABLE (Strobe = 1)*
Selected Output
Data Inputs
MC14514 = Logic “1”
MC14515 = Logic “0”
Inhibit
D
C
B
A
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
S0
S1
S2
S3
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
S4
S5
S6
S7
0
0
0
0
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
S8
S9
S10
S11
0
0
0
0
1
1
1
1
1
1
1
1
0
0
1
1
0
1
0
1
S12
S13
S14
S15
1
X
X
X
X
All Outputs = 0, MC14514
All Outputs = 1, MC14515
X = Don’t Care
*Strobe = 0, Data is latched
BLOCK DIAGRAM
11
S0
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
A B C D
9
S1
10
S2
V
V
SS
= PIN 24
= PIN 12
DD
8
S3
S4
7
6
2
3
A
B
C
D
S5
DATA 1
DATA 2
DATA 3
DATA 4
5
S6
S7
4
TRANSPARENT
LATCH
4 TO 16
DECODER
18
17
21
22
S8
S9
20
S10
19
S11
S12
14
1
STROBE
13
S13
S14
16
15
S15
23
INHIBIT
http://onsemi.com
2
MC14514B, MC14515B
ELECTRICAL CHARACTERISTICS (Voltages Referenced to V
)
SS
– 55 C
25 C
125 C
V
Vdc
DD
(3.)
Characteristic
Output Voltage
Symbol
Unit
Min
Max
Min
Typ
Max
Min
Max
“0” Level
“1” Level
“0” Level
V
OL
5.0
10
15
—
—
—
0.05
0.05
0.05
—
—
—
0
0
0
0.05
0.05
0.05
—
—
—
0.05
0.05
0.05
Vdc
V
in
= V or 0
DD
V
OH
5.0
10
15
4.95
9.95
14.95
—
—
—
4.95
9.95
14.95
5.0
10
15
—
—
—
4.95
9.95
14.95
—
—
—
Vdc
Vdc
V
in
= 0 or V
DD
Input Voltage
(V = 4.5 or 0.5 Vdc)
V
IL
5.0
10
15
—
—
—
1.5
3.0
4.0
—
—
—
2.25
4.50
6.75
1.5
3.0
4.0
—
—
—
1.5
3.0
4.0
O
(V = 9.0 or 1.0 Vdc)
O
(V = 13.5 or 1.5 Vdc)
O
“1” Level
V
IH
Vdc
(V = 0.5 or 4.5 Vdc)
5.0
10
15
3.5
7.0
11
—
—
—
3.5
7.0
11
2.75
5.50
8.25
—
—
—
3.5
7.0
11
—
—
—
O
(V = 1.0 or 9.0 Vdc)
O
(V = 1.5 or 13.5 Vdc)
O
Output Drive Current
I
mAdc
OH
(V = 2.5 Vdc)
Source
Sink
5.0
5.0
10
– 1.2
– 0.25
– 0.62
– 1.8
—
—
—
—
– 1.0
– 0.2
– 0.5
– 1.5
– 1.7
– 0.36
– 0.9
– 3.5
—
—
—
—
– 0.7
– 0.14
– 0.35
– 1.1
—
—
—
—
OH
(V = 4.6 Vdc)
OH
(V = 9.5 Vdc)
OH
(V = 13.5 Vdc)
OH
15
(V = 0.4 Vdc)
I
OL
5.0
10
15
0.64
1.6
4.2
—
—
—
0.51
1.3
3.4
0.88
2.25
8.8
—
—
—
0.36
0.9
2.4
—
—
—
mAdc
OL
(V = 0.5 Vdc)
OL
(V = 1.5 Vdc)
OL
Input Current
Input Capacitance
I
15
—
—
—
± 0.1
—
—
±0.00001
± 0.1
—
—
± 1.0
µAdc
in
C
—
5.0
7.5
—
pF
in
(V = 0)
in
Quiescent Current
(Per Package)
I
5.0
10
15
—
—
—
5.0
10
20
—
—
—
0.005
0.010
0.015
5.0
10
20
—
—
—
150
300
600
µAdc
µAdc
DD
(4.) (5.)
Total Supply Current
I
5.0
10
15
I = (1.35 µA/kHz) f + I
T
I = (2.70 µA/kHz) f + I
T
I = (4.05 µA/kHz) f + I
T
TL
DD
DD
DD
(Dynamic plus Quiescent,
Per Package)
(C = 50 pF on all outputs, all
L
buffers switching)
3. Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance.
4. The formulas given are for the typical characteristics only at 25 C.
5. To calculate total supply current at loads other than 50 pF:
I (C ) = I (50 pF) + (C – 50) Vfk
T
L
T
L
where: I is in µA (per package), C in pF, V = (V – V ) in volts, f in kHz is input frequency, and k = 0.002.
T
L
DD
SS
http://onsemi.com
3
MC14514B, MC14515B
SWITCHING CHARACTERISTICS (6.) (C = 50 pF, T = 25 C)
L
A
All Types
(7.)
Characteristic
Symbol
V
DD
Unit
Min
Typ
Max
Output Rise Time
t
ns
TLH
THL
t
t
t
= (3.0 ns/pF) C + 30 ns
= (1.5 ns/pF) C + 15 ns
= (1.1 ns/pF) C + 10 ns
5.0
10
15
—
—
—
180
90
65
360
180
130
TLH
TLH
TLH
L
L
L
Output Fall Time
t
ns
ns
ns
ns
t
t
t
= (1.5 ns/pF) C + 25 ns
= (0.75 ns/pF) C + 12.5 ns
= (0.55 ns/pF) C + 9.5 ns
5.0
10
15
—
—
—
100
50
40
200
100
80
THL
THL
THL
L
L
L
Propagation Delay Time; Data, Strobe to S
t ,
PLH
t
t
t
, t
= (1.7 ns/pF) C + 465 ns
= (0.86 ns/pF) C + 192 ns
L
= (0.5 ns/pF) C + 125 ns
L
t
5.0
10
15
—
—
—
550
225
150
1100
450
300
PLH PHL
L
PHL
, t
PLH PHL
, t
PLH PHL
Inhibit Propagation Delay Times
t
,
PLH
t
t
t
, t
= (1.7 ns/pF) C + 315 ns
= (0.66 ns/pF) C + 117 ns
L
= (0.5 ns/pF) C + 75 ns
L
t
PHL
5.0
10
15
—
—
—
400
150
100
800
300
200
PLH PHL
L
, t
PLH PHL
, t
PLH PHL
Setup Time
Data to Strobe
t
su
5.0
10
15
250
100
75
125
50
38
—
—
—
Hold Time
Strobe to Data
t
5.0
10
15
– 20
0
10
– 100
– 40
– 30
—
—
—
ns
ns
h
Strobe Pulse Width
t
WH
5.0
10
15
350
100
75
175
50
38
—
—
—
6. The formulas given are for the typical characteristics only at 25 C.
7. Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance.
V
DD
V
DS
S0
S1
STROBE
INHIBIT
D1
For MC14515B
1. For P–channel: Inhibit = V
2. For N–channel: Inhibit = V
2. and D1–D4 constitute binary
2. code for “output under test.”
S2
DD
S3
S4
SS
For MC14514B
S5
S6
1. For P–channel: Inhibit = V
1. and D1–D4 constitute
1. binary code for “output
1. under test.”
SS
S7
S8
D2
S9
I
D
S10
S11
S12
S13
S14
S15
2. For N–channel: Inhibit = V
DD
D3
EXTERNAL
POWER SUPPLY
D4
V
SS
Figure 1. Drain Characteristics Test Circuit
http://onsemi.com
4
MC14514B, MC14515B
V
DD
0.01 µF
CERAMIC
I
D
500
µF
V
DD
24
20 ns
20 ns
PULSE
GENERATOR
V
D1
D2
DD
S0
90%
10%
V
in
C
L
V
SS
D3
D4
STROBE
S15
INHIBIT
C
L
12
V
SS
Figure 2. Dynamic Power Dissipation Test Circuit and Waveform
V
DD
STROBE
OUTPUT S0
OUTPUT S1
S0
S1
t
t
THL
TLH
INHIBIT
D1
20 ns
C
L
C
L
V
DD
90%
50%
INPUT
PROGRAMMABLE
PULSE
GENERATOR
10%
V
t
PHL
SS
t
PLH
D2
D3
V
DD
90%
50%
10%
OUTPUT
V
SS
OUTPUT S15
S15
t
t
THL
D4
TLH
V
SS
C
L
Figure 3. Switching Time Test Circuit and Waveforms
http://onsemi.com
5
MC14514B, MC14515B
http://onsemi.com
6
MC14514B, MC14515B
COMPLEX DATA ROUTING
Two MC14512 eight–channel data selectors are used here
times faster then the shift frequency of the input registers,
the most significant bit (MSB) from each register could be
selected for transfer to the data bus. Therefore, all of the
most significant bits from all of the registers can be
transferred to the data bus before the next most significant
bit is presented for transfer by the input registers.
Information from the 3–state bus is redistributed by the
MC14514B four–bit latch/decoder. Using the four–bit
address, D1 thru D4, the information on the inhibit line can
be transferred to the addressed output line to the desired
output registers, A thru P. This distribution of data bits to the
output registers can be made in many complex patterns. For
example, all of the most significant bits from the input
registers can be routed into output register A, all of the next
most significant bits into register B, etc. In this way
horizontal, vertical, or other methods of data slicing can be
implemented.
with the MC14514B four–bit latch/decoder to effect a
complex data routing system. A total of 16 inputs from data
registers are selected and transferred via a 3–state data bus
to a data distributor for rearrangement and entry into 16
output registers. In this way sequential data can be re–routed
or intermixed according to patterns determined by data
select and distribution inputs.
Data is placed into the routing scheme via the eight inputs
on both MC14512 data selectors. One register is assigned to
each input. The signals on A0, A1, and A2 choose one of
eight inputs for transfer out to the 3–state data bus. A fourth
signal, labelled Dis, disables one of the MC14512 selectors,
assuring transfer of data from only one register.
In addition to a choice of input registers, 1 thru 16, the rate
of transfer of the sequential information can also be varied.
That is, if the MC14512 were addressed at a rate that is eight
DATA ROUTING SYSTEM
INPUT
REGISTERS
DATA
TRANSFER
3–STATE
DATA BUS
DATA
DISTRIBUTION
OUTPUT
REGISTERS
DIS
D0
D1
D2
Q
REGISTER 1
REGISTER 8
D1 D2 D3 D4
S0
D3
D4
REGISTER A
STROBE
S1
S2
D5
D6
S3
D7
S4
A0 A1 A2
S5
S6
DATA
S7
SELECT
S8
S9
S10
S11
S12
S13
S14
S15
A0 A1 A2
D0
D1
D2
D3
D4
D5
D6
D7
Q
REGISTER 9
REGISTER 16
INHIBIT
REGISTER P
DIS
http://onsemi.com
7
MC14514B, MC14515B
PACKAGE DIMENSIONS
PDIP–24
P SUFFIX
PLASTIC DIP PACKAGE
CASE 709–02
ISSUE C
NOTES:
1. POSITIONAL TOLERANCE OF LEADS (D),
J
SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM
MATERIAL CONDITION, IN RELATION TO
SEATING PLANE AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALLEL.
24
1
13
12
L
B
3. DIMENSION B DOES NOT INCLUDE MOLD
FLASH.
4. CONTROLLING DIMENSION: INCH.
INCHES
DIM MIN MAX
MILLIMETERS
MIN MAX
A
M
A
B
C
D
F
G
H
J
1.235 1.265 31.37 32.13
0.540 0.560 13.72 14.22
0.155 0.200
0.014 0.022
0.040 0.060
0.100 BSC
N
C
3.94
0.36
1.02
5.08
0.56
1.52
2.54 BSC
K
0.065 0.080
0.008 0.015
1.65
0.20
2.92
2.03
0.38
3.43
H
F
SEATING
PLANE
K
L
0.115
0.600 BSC
0.135
G
15.24 BSC
D
M
N
0
15
0
0.51
15
1.02
0.020 0.040
http://onsemi.com
8
MC14514B, MC14515B
PACKAGE DIMENSIONS
SOIC–24
DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751E–04
ISSUE E
–A–
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
24
13
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
–B– 12X P
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
M
M
0.010 (0.25)
B
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN
EXCESS OF D DIMENSION AT MAXIMUM
MATERIAL CONDITION.
1
12
24X D
J
MILLIMETERS
DIM MIN MAX
INCHES
M
S
S
0.010 (0.25)
T A
B
MIN
MAX
0.612
0.299
0.104
0.019
0.035
A
B
C
D
F
15.25
7.40
2.35
0.35
0.41
15.54 0.601
7.60 0.292
2.65 0.093
0.49 0.014
0.90 0.016
F
R X 45
G
J
K
M
P
1.27 BSC
0.050 BSC
0.23
0.13
0
0.32 0.009
0.29 0.005
0.013
0.011
8
C
K
–T–
SEATING
8
0
M
10.05
0.25
10.55 0.395
0.75 0.010
0.415
0.029
PLANE
R
22X G
http://onsemi.com
9
MC14514B, MC14515B
Notes
http://onsemi.com
10
MC14514B, MC14515B
Notes
http://onsemi.com
11
MC14514B, MC14515B
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
withoutfurthernoticetoanyproductsherein. SCILLCmakesnowarranty,representationorguaranteeregardingthesuitabilityofitsproductsforanyparticular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLCproductsarenotdesigned, intended, orauthorizedforuseascomponentsinsystemsintendedforsurgicalimplantintothebody, orotherapplications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorneyfees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
NORTH AMERICA Literature Fulfillment:
CENTRAL/SOUTH AMERICA:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–spanish@hibbertco.com
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada
001–800–4422–3781
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Email: ONlit–asia@hibbertco.com
EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)
Email: ONlit–german@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549
Phone: 81–3–5740–2745
French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)
Email: ONlit–french@hibbertco.com
English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)
Email: ONlit@hibbertco.com
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781
For additional information, please contact your local
Sales Representative.
*Available from Germany, France, Italy, England, Ireland
MC14514B/D
相关型号：
©2020 ICPDF网 联系我们和版权申明