NCP81158MNTXG [ONSEMI]
Synchronous Buck MOSFET Driver;型号: | NCP81158MNTXG |
厂家: | ONSEMI |
描述: | Synchronous Buck MOSFET Driver |
文件: | 总8页 (文件大小:83K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
NCP81158
Synchronous Buck MOSFET
Driver
The NCP81158 is a high−performance dual MOSFET gate driver in
a small 3 mm x 3 mm package, optimized to drive the gates of both
high−side and low−side power MOSFETs in a synchronous buck
converter. The driver outputs can be placed into a high−impedance
state via the tri−state PWM and EN inputs. The NCP81158 comes
packaged with an integrated boost diode to minimize external
components. A VCC UVLO function guarantees the outputs are low
when the supply voltage is low.
www.onsemi.com
MARKING
DIAGRAM
1
8
1
Features
81158
ALYWG
G
DFN8
CASE 506BJ
• Space−efficient 3 mm x 3 mm DFN8 thermally−enhanced Package
• VCC Range of 4.5 V to 5.5 V
• Internal Bootstrap Diode
• 5 V 3−stage PWM Input
81158 = Specific Device Code
A
L
Y
W
G
= Assembly Location
= Wafer Lot
• Diode Braking Capability via EN Mid−state
• Adaptive Anti−cross Conduction Circuit Protects Against
Cross−conduction during FET Turn−on and Turn−off
• Output Disable Control Turns Off Both MOSFETs via Enable Pin
= Year
= Work Week
= Pb−Free Package
(Note: Microdot may be in either location)
• VCC Undervoltage Lockout
• These Devices are Pb−free, Halogen−free/BFR−free and are RoHS
PINOUT DIAGRAM
Compliant
BST
PWM
EN
1
2
3
4
8
7
6
5
DRVH
SW
Typical Applications
• Power Solutions for Notebook and Desktop Systems
FLAG
9
GND
DRVL
VCC
ORDERING INFORMATION
†
Device
NCP81158MNTXG
Package
Shipping
DFN8
(Pb−Free)
3000 / Tape &
Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2016
1
Publication Order Number:
August, 2016 − Rev. 0
NCP81158/D
NCP81158
BST
VCC
DRVH
PWM
Logic
SW
Anti−Cross
Conduction
VCC
DRVL
EN
ZCD
Detection
UVLO
Figure 1. Block Diagram
PIN DESCRIPTIONS
Pin No.
Symbol
Description
1
BST
PWM
EN
Floating bootstrap supply pin for high side gate driver. Connect the bootstrap capacitor between this pin and
the SW pin.
2
3
Control input. The PWM signal has three distinctive states: Low = Low Side FET Enabled, Mid = Diode
Emulation Enabled, High = High Side FET Enabled.
Logic input. A logic high to enable the part and a logic low to disable the part. Three states logic input:
EN = High to enable the gate driver;
EN = Low to disable the driver;
EN = Mid to go into diode mode (both high and low side gate drive signals are low)
4
5
6
7
8
9
VCC
DRVL
GND
SW
Power supply input. Connect a bypass capacitor (0.1 mF) from this pin to ground.
Low side gate drive output. Connect to the gate of low side MOSFET.
Bias and reference ground. All signals are referenced to this node.
Switch node. Connect this pin to the source of the high side MOSFET and drain of the low side MOSFET.
High side gate drive output. Connect to the gate of high side MOSFET.
DRVH
FLAG
Thermal flag. There is no electrical connection to the IC. Connect to ground plane.
www.onsemi.com
2
NCP81158
APPLICATION CIRCUIT
5V_POWER
VIN
C2
R2
0.0
0.1 uF
C4
C5
C6
C7
R1
1.02
NCP81158
Q1
4.7 uF 4.7 uF
4.7 uF 390 uF
R3
0.0
BST
PWM
EN
DRVH
SW
L
PWM
VCCP
235 nH
R4
Q3
DRON
Q2
GND
2.2
C3
VCC
DRVL
2700 pF
C1
1 uF
PAD
Figure 2. Application Circuit
www.onsemi.com
3
NCP81158
ABSOLUTE MAXIMUM RATINGS
ELECTRICAL INFORMATION
Symbol
Pin Name
V
MAX
V
MIN
V
CC
Main Supply Voltage Input
6.5 V
7.5 V < 80 ns
−0.3 V
BST
Bootstrap Supply Voltage
35 V wrt/ GND
40 V v 50 ns wrt/ GND
6.5 V wrt/ SW
−0.3 V wrt/SW
7.7 V < 50 ns wrt/ SW
SW
Switching Node (Bootstrap Supply Return)
High Side Driver Output
35 V
40 V v 80 ns
−5 V
−10 V (200 ns)
DRVH
DRVL
BST + 0.3 V
SW + 7 V (< 80 ns)
−0.3 V wrt/SW
−2 V (< 200 ns) wrt/SW
Low Side Driver Output
V
+ 0.3 V
−0.3 V DC
CC
7 V (< 80 ns)
−5 V (< 200 ns)
PWM
EN
DRVH and DRVL Control Input
Enable Pin
6.5 V
−0.3 V
−0.3 V
0 V
6.5 V
GND
Ground
0 V
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
*All signals referenced to AGND unless noted otherwise.
THERMAL INFORMATION
Symbol
Parameter
Thermal Characteristic QFN Package (Note 1)
Operating Junction Temperature Range (Note 2)
Operating Ambient Temperature Range
Maximum Storage Temperature Range
Value
119
Unit
°C/W
°C
R
q
JA
T
J
−40 to 150
−40 to +100
−55 to +150
1
T
A
°C
T
STG
°C
MSL
Moisture Sensitivity Level − QFN Package
*The maximum package power dissipation must be observed.
2
1. 1 in Cu, 1 oz. thickness.
2. JESD 51−7 (1S2P Direct−Attach Method) with 1 LFM.
NCP81158 ELECTRICAL CHARACTERISTICS (−40°C < T < +100°C; 4.5 V < V < 5.5 V, 4.5 V < BST−SWN < 5.5 V,
A
CC
4.5 V < BST < 30 V, 0 V < SWN < 21 V, unless otherwise noted)
Parameter
Test Conditions
Min
Typ
Max
Unit
SUPPLY VOLTAGE
VCC Operation Voltage
4.5
5.5
V
UNDERVOLTAGE LOCKOUT
VCC Start Threshold
3.8
4.35
200
4.5
V
VCC UVLO Hysteresis
150
250
mV
SUPPLY CURRENT
Shutdown Mode
Normal Mode
I
I
I
+ I , EN = GND
1.0
4.7
0.9
2.0
mA
mA
mA
CC
CC
CC
BST
+ I , EN = 5 V, PWM = OSC
BST
Standby Current
+ I , EN = HIGH, PWM = LOW,
BST
No loading on DRVH & DRVL
Standby Current
I
+ I , EN = HIGH, PWM = HIGH,
1.1
0.4
mA
V
CC
BST
No loading on DRVH & DRVL
BOOTSTRAP DIODE
Forward Voltage
V
= 5 V, forward bias current = 2 mA
0.1
0.6
CC
www.onsemi.com
4
NCP81158
NCP81158 ELECTRICAL CHARACTERISTICS (−40°C < T < +100°C; 4.5 V < V < 5.5 V, 4.5 V < BST−SWN < 5.5 V,
A
CC
4.5 V < BST < 30 V, 0 V < SWN < 21 V, unless otherwise noted)
Parameter
PWM INPUT
Test Conditions
Min
Typ
Max
Unit
PWM Input High
3.4
1.3
V
V
PWM Mid−State
2.7
0.7
PWM Input Low
V
ZCD Blanking Timer
HIGH SIDE DRIVER
350
ns
Output Impedance, Sourcing Current
Output Impedance, Sinking Current
DRVH Rise Time trDRVH
V
V
V
V
−V
= 5 V
= 5 V
0.9
0.7
16
1.7
1.7
25
18
30
W
W
BST SW
−V
BST SW
= 5 V, 3 nF load, V
−V = 5 V
BST SW
ns
ns
ns
CC
CC
DRVH Fall Time tfDRVH
11
= 5 V, 3 nF load, V
−V
=5 V
BST SW
DRVH Turn−Off Propagation Delay tpdlDRVH
10
10
C
C
= 3 nF
= 3 nF
LOAD
LOAD
DRVH Turn−On Propagation Delay tpdhDRVH
40
ns
SW Pulldown Resistance
SW to PGND
DRVH to SW, BST−SW = 0 V
45
45
kW
kW
DRVH Pulldown Resistance
LOW SIDE DRIVER
Output Impedance, Sourcing Current
Output Impedance, Sinking Current
DRVL Rise Time trDRVL
0.9
0.4
16
1.7
0.8
25
W
W
ns
C
C
C
C
= 3 nF
= 3 nF
= 3 nF
= 3 nF
LOAD
LOAD
LOAD
LOAD
DRVL Fall Time tfDRVL
11
15
30
25
ns
ns
ns
kW
DRVL Turn−Off Propagation Delay tpdlDRVL
DRVL Turn−On Propagation Delay tpdhDRVL
10
5.0
DRVL Pulldown Resistance
EN INPUT
DRVL to PGND, V = PGND
CC
45
Input Voltage High
3.3
V
V
Input Voltage Mid
1.35
1.8
0.6
1.0
40
Input Voltage Low
V
Input bias current
−1.0
mA
ns
Propagation Delay Time
SW NODE
20
SW Node Leakage Current
Zero Cross Detection Threshold Voltage
20
mA
−6.0
mV
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
Table 1. DECODER TRUTH TABLE
Input
PWM High (Enable High)
PWM Mid (Enable High)
PWM Mid (Enable High)
PWM Low (Enable High)
Enable at Mid
ZCD
DRVL
Low
DRVH
High
Low
ZCD Reset
Positive Current Through the Inductor
Zero Current Through the Inductor
ZCD Reset
High
Low
Low
High
Low
Low
X
Low
www.onsemi.com
5
NCP81158
PWM
DRVL
tpdlDRVL tfDRVL
1V
90%
90%
10%
1 V
10%
tpdlDRVH
90%
trDRVL
tfDRVH
tpdhDRVH trDRVH
1V
90%
10%
tpdhDRVL
10%
1 V
DRVH−SW
Figure 3. Gate Timing Diagram
PWM
DRVH−SW
DRVL
IL
Figure 4. Timing Diagram
APPLICATION INFORMATION
High−Side Driver
The NCP81158 gate driver is a single−phase MOSFET
driver designed for driving N−channel MOSFETs in a
synchronous buck converter topology.
The high−side driver is designed to drive a floating
low−R N−channel MOSFET. The gate voltage for the
DS(on)
high−side driver is developed by a bootstrap circuit
referenced to the SW pin.
The bootstrap circuit is comprised of the integrated diode
and an external bootstrap capacitor. When the NCP81158 is
starting up, the SW pin is held at ground, allowing the
Low−Side Driver
The low−side driver is designed to drive
ground−referenced low−R N−channel MOSFET. The
voltage supply for the low−side driver is internally
connected to the VCC and GND pins.
a
DS(on)
www.onsemi.com
6
NCP81158
bootstrap capacitor to charge up to VCC through the
mode as long as VCC is greater than the UVLO threshold
and EN is high. The threshold limits are specified in the
electrical characteristics table in this datasheet. Refer to
Figure 21 for the gate timing diagrams and Table 1 for the
EN/PWM logic table.
bootstrap diode. When the PWM input is driven high, the
high−side driver will turn on the high−side MOSFET using
the stored charge of the bootstrap capacitor. As the high−side
MOSFET turns on, the SW pin rises. When the high−side
MOSFET is fully turned on, SW will settle to VIN and BST
will settle to VIN + VCC (excluding parasitic ringing).
When PWM is set above PWM , DRVL will first turn off
HI
after a propagation delay of tpdl . To ensure
DRVL
non−overlap between DRVL and DRVH, there is a delay of
tpdh from the time DRVL falls to 1 V, before DRVH is
Bootstrap Circuit
The bootstrap circuit relies on an external charge storage
DRVH
allowed to turn on.
When PWM falls below PWM , DRVH will first turn
capacitor (C ) and an integrated diode to provide current to
BST
LO
the high−side driver. A multi−layer ceramic capacitor (MLCC)
with a value greater than 100 nF should be used for C
off after a propagation delay of tpdl
. To ensure
DRVH
.
BST
non−overlap between DRVH and DRVL, there is a delay of
tpdh from the time DRVH – SW falls to 1 V, before
DRVL
Power Supply Decoupling
DRVL is allowed to turn on.
The NCP81158 can source and sink relatively large
currents to the gate pins of the MOSFETs. In order to
maintain a constant and stable supply voltage, a low−ESR
capacitor should be placed near the VCC and GND pins. A
MLCC between 1 mF and 4.7 mF is typically used.
When PWM enters the mid−state voltage range, DRVL
goes high after the non−overlap delay, and stays high for the
duration of the ZCD blanking + debounce timers. Once these
timers expire, SW is monitored for zero current detection
and pulls DRVL low once zero current is detected.
Undervoltage Lockout
Thermal Considerations
DRVH and DRVL are low until VCC reaches the VCC
UVLO threshold, typically 4.35 V. Once VCC reaches this
threshold, the PWM signal will control DRVH and DRVL.
There is a 200 mV hysteresis on VCC UVLO. There are
pull−down resistors on DRVH, DRVL and SW to prevent the
gates of the MOSFETs from accumulating enough charge to
turn on when the driver is powered off.
As power in the NCP81158 increases, it might become
necessary to provide some thermal relief. The maximum
power dissipation supported by the device is dependent
upon board design and layout. Mounting pad configuration
on the PCB, the board material, and the ambient temperature
affect the rate of junction temperature rise for the part. When
the NCP81158 has good thermal conductivity through the
PCB, the junction temperature will be relatively low with
high power applications. The maximum dissipation the
NCP81158 can handle is given by:
Three−State EN Input
Placing EN into a logic−high and logic−low will turn the
driver on and off, respectively, as long as VCC is greater than
the UVLO threshold. The EN threshold limits are specified
in the electrical characteristics table in this datasheet. Setting
the voltage on EN to a mid−state level will pull both DRVH
and DRVL low.
Setting EN to the mid−state level can be used for body
diode braking to quickly reduce the inductor current. By
turning the LS FET off and having the current conduct
through the LS FET body diode, the voltage at the switch
node will be at a greater negative potential compared to
having the LS FET on. This greater negative potential on
switch node allows there to be a greater voltage across the
output inductor, since the opposite terminal of the inductor
is connected to the converter output voltage. The larger
voltage across the inductor causes there to be a greater
inductor current slew rate, allowing the current to decrease
at a faster rate.
ƪT
ƫ
J(MAX) * TA
(eq. 1)
PD(MAX)
+
RqJA
Since T is not recommended to exceed 150°C, the
J
2
NCP81158, soldered on to a 645 mm copper area, using
1 oz. copper and FR4, can dissipate up to 1.05 W when the
ambient temperature (T ) is 25°C. The power dissipated by
A
the NCP81158 can be calculated from the following
equation:
(eq. 2)
ǒ
Ǔ
[ VCC @ ƪ
ƫ
PD
nHS @ QgHS ) nLS @ QgLS @ f ) Istandby
Where n and n are the number of high−side and
HS
LS
low−side FETs, respectively, Qg and Qg are the gate
charges of the high−side and low−side FETs, respectively
and f is the switching frequency of the converter.
HS
LS
Three−State PWM Input
Switching PWM between logic−high and logic−low states
will allow the driver to operate in continuous conduction
www.onsemi.com
7
NCP81158
PACKAGE DIMENSIONS
DFN8 3x3, 0.5P
CASE 506BJ−01
ISSUE O
EDGE OF PACKAGE
NOTES:
A
B
D
1. DIMENSIONS AND TOLERANCING PER ASME
Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL
AND IS MEASURED BETWEEN 0.15 AND 0.30
MM FROM TERMINAL.
L
L1
PIN 1
REFERENCE
4. COPLANARITY APPLIES TO THE EXPOSED
PAD AS WELL AS THE TERMINALS.
DETAIL A
E
MILLIMETERS
OPTIONAL
DIM MIN
0.80
A1 0.00
MAX
1.00
0.05
CONSTRUCTION
2X
A
L
0.10
C
A3
b
0.20 REF
0.18
0.30
2X
D
3.00 BSC
0.10
C
D2 1.64
E
E2 1.35
e
K
L
1.84
1.55
TOP VIEW
3.00 BSC
DETAIL A
OPTIONAL
0.50 BSC
DETAIL B
0.05
C
C
CONSTRUCTION
0.20
0.30
−−−
0.50
0.03
A
L1 0.00
8X
0.05
(A3)
SEATING
PLANE
NOTE 4
C
SOLDERMASK DEFINED
MOUNTING FOOTPRINT
SIDE VIEW
D2
A1
MOLD CMPD
EXPOSED Cu
1.85
DETAIL A
8X
8X L
1
4
0.35
DETAIL B
E2
OPTIONAL
8X K
CONSTRUCTION
3.30
1.55
8
5
8X b
e
0.10 C A B
0.05
C
NOTE 3
BOTTOM VIEW
0.50
PITCH
8X
0.63
DIMENSION: MILLIMETERS
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and the
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed
at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation
or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets
and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each
customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended,
or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which
the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable
copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
For additional information, please contact your local
Sales Representative
NCP81158/D
相关型号:
©2020 ICPDF网 联系我们和版权申明