PSMN057-200B/T3 [NXP]
TRANSISTOR 39 A, 200 V, 0.057 ohm, N-CHANNEL, Si, POWER, MOSFET, PLASTIC, D2PAK-3, FET General Purpose Power;
| 型号： | PSMN057-200B/T3 |
| 厂家： | 
NXP |
| 描述： | TRANSISTOR 39 A, 200 V, 0.057 ohm, N-CHANNEL, Si, POWER, MOSFET, PLASTIC, D2PAK-3, FET General Purpose Power 开关 脉冲 晶体管 |
| 文件： | 总9页 (文件大小：95K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Philips Semiconductors
Product specification
N-channel TrenchMOS transistor
PSMN057-200B
FEATURES
SYMBOL
QUICK REFERENCE DATA
d
• ’Trench’ technology
• Very low on-state resistance
• Fast switching
VDSS = 200 V
ID = 39 A
• Low thermal resistance
g
RDS(ON) ≤ 57 mΩ
s
GENERAL DESCRIPTION
SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in
each package at each voltage rating.
Applications:-
• d.c. to d.c. converters
• switched mode power supplies
The PSMN057-200B is supplied in the SOT404 (D2PAK) surface mounted package.
PINNING - SOT404
PIN CONFIGURATION
SYMBOL
PIN
1
DESCRIPTION
d
mb
gate
2
drain
(no connection possible)
g
2
3
source
s
1
3
mb drain
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VDSS
VDGR
VGS
ID
Drain-source voltage
Drain-gate voltage
Gate-source voltage
Continuous drain current
Tj = 25 ˚C to 175˚C
Tj = 25 ˚C to 175˚C; RGS = 20 kΩ
-
-
-
-
-
-
-
200
200
± 20
39
27.5
156
250
175
V
V
V
A
A
A
W
˚C
Tmb = 25 ˚C
Tmb = 100 ˚C
Tmb = 25 ˚C
Tmb = 25 ˚C
IDM
PD
Tj, Tstg
Pulsed drain current
Total power dissipation
Operating junction and
storage temperature
- 55
December 2000
1
Rev 1.000
Philips Semiconductors
Product specification
N-channel TrenchMOS transistor
PSMN057-200B
AVALANCHE ENERGY LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
EAS Non-repetitive avalanche
CONDITIONS
MIN.
MAX.
UNIT
Unclamped inductive load, IAS = 35 A;
tp = 100 µs; Tj prior to avalanche = 25˚C;
-
300
mJ
energy
VDD ≤ 50 V; RGS = 50 Ω; VGS = 10 V;
IAS
Non-repetitive avalanche
current
-
35
A
THERMAL RESISTANCES
SYMBOL PARAMETER
CONDITIONS
TYP.
MAX.
UNIT
Rth j-mb
Thermal resistance junction
to mounting base
-
0.6
K/W
Rth j-a
Thermal resistance junction Minimum footprint, FR4 board
to ambient
50
-
K/W
ELECTRICAL CHARACTERISTICS
Tj= 25˚C unless otherwise specified
SYMBOL PARAMETER
V(BR)DSS Drain-source breakdown
CONDITIONS
MIN. TYP. MAX. UNIT
VGS = 0 V; ID = 0.25 mA;
200
-
-
-
-
V
V
voltage
Tj = -55˚C
178
VGS(TO)
Gate threshold voltage
VDS = VGS; ID = 1 mA
2.0
1.0
3.0
-
-
41
-
2
0.03
-
4.0
-
6
57
165
100
10
500
V
V
V
mΩ
mΩ
nA
µA
µA
Tj = 175˚C
Tj = -55˚C
-
-
-
-
-
-
RDS(ON)
Drain-source on-state
resistance
Gate source leakage current VGS = ±10 V; VDS = 0 V
Zero gate voltage drain
current
VGS = 10 V; ID = 17 A
Tj = 175˚C
IGSS
IDSS
VDS = 200 V; VGS = 0 V;
Tj = 175˚C
Qg(tot)
Qgs
Qgd
Total gate charge
Gate-source charge
Gate-drain (Miller) charge
ID = 39 A; VDD = 160 V; VGS = 10 V
-
-
-
96
13
37
-
-
50
nC
nC
nC
td on
tr
td off
tf
Turn-on delay time
Turn-on rise time
Turn-off delay time
Turn-off fall time
VDD = 100 V; RD = 2.7 Ω;
VGS = 10 V; RG = 5.6 Ω
Resistive load
-
-
-
-
18
58
105
78
-
-
-
-
ns
ns
ns
ns
Ld
Ls
Internal drain inductance
Internal source inductance
Measured from tab to centre of die
Measured from source lead to source
bond pad
-
-
3.5
7.5
-
-
nH
nH
Ciss
Coss
Crss
Input capacitance
Output capacitance
Feedback capacitance
VGS = 0 V; VDS = 25 V; f = 1 MHz
-
-
-
3750
385
180
-
-
-
pF
pF
pF
December 2000
2
Rev 1.000
Philips Semiconductors
Product specification
N-channel TrenchMOS transistor
PSMN057-200B
REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS
Tj = 25˚C unless otherwise specified
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
IS
Continuous source current
(body diode)
Pulsed source current (body
diode)
Diode forward voltage
-
-
-
-
39
156
1.2
A
A
V
ISM
-
VSD
IF = 25 A; VGS = 0 V
0.85
trr
Qrr
Reverse recovery time
Reverse recovery charge
IF = 20 A; -dIF/dt = 100 A/µs;
VGS = 0 V; VR = 30 V
-
-
133
895
-
-
ns
nC
December 2000
3
Rev 1.000
Philips Semiconductors
Product specification
N-channel TrenchMOS transistor
PSMN057-200B
Transient thermal impedance, Zth j-mb (K/W)
Normalised Power Derating, PD (%)
100
1
0.1
D = 0.5
0.2
90
80
70
60
50
40
30
20
10
0
0.1
0.05
0.02
P
D = tp/T
D
0.01
tp
single pulse
T
0.001
1E-06
1E-05
1E-04
1E-03
1E-02
1E-01
1E+00
0
25
50
75
100
125
150
175
Pulse width, tp (s)
Mounting Base temperature, Tmb (C)
Fig.1. Normalised power dissipation.
PD% = 100 PD/PD 25 ˚C = f(Tmb)
Fig.4. Transient thermal impedance.
Zth j-mb = f(t); parameter D = tp/T
Drain Current, ID (A)
Normalised Current Derating, ID (%)
50
45
40
35
30
25
20
15
10
5
Tj = 25 C
VGS = 10V
100
90
80
70
60
50
40
30
20
10
0
6 V
5.2 V
5 V
8 V
4.8 V
4.6 V
4.4 V
4.2 V
0
0
25
50
75
100
125
150
175
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
Mounting Base temperature, Tmb (C)
Drain-Source Voltage, VDS (V)
Fig.2. Normalised continuous drain current.
Fig.5. Typical output characteristics, Tj = 25 ˚C.
ID% = 100 ID/ID 25 ˚C = f(Tmb); VGS ≥ 10 V
ID = f(VDS)
Peak Pulsed Drain Current, IDM (A)
1000
Drain-Source On Resistance, RDS(on) (Ohms)
0.14
RDS(on) = VDS/ ID
Tj = 25 C
4.4 V 4.6 V
tp = 10 us
0.12
0.1
100
10
1
4.2 V
4.8 V
100 us
1 ms
0.08
0.06
0.04
0.02
0
5V
5.2 V
D.C.
6 V
10 ms
VGS = 10V
100 ms
1
10
100
1000
0
5
10
15
20
25
30
35
40
45
50
Drain-Source Voltage, VDS (V)
Drain Current, ID (A)
Fig.3. Safe operating area
ID & IDM = f(VDS); IDM single pulse; parameter tp
Fig.6. Typical on-state resistance, Tj = 25 ˚C.
RDS(ON) = f(ID)
December 2000
4
Rev 1.000
Philips Semiconductors
Product specification
N-channel TrenchMOS transistor
PSMN057-200B
Threshold Voltage, VGS(TO) (V)
Drain current, ID (A)
4.5
4
40
VDS > ID X RDS(ON)
maximum
35
3.5
3
30
25
typical
2.5
2
20
15
10
5
175 C
minimum
1.5
1
Tj = 25 C
0.5
0
0
0
1
2
3
4
5
6
-60 -40 -20
0
20 40 60 80 100 120 140 160 180
Junction Temperature, Tj (C)
Gate-source voltage, VGS (V)
Fig.7. Typical transfer characteristics.
ID = f(VGS)
Fig.10. Gate threshold voltage.
VGS(TO) = f(Tj); conditions: ID = 1 mA; VDS = VGS
Transconductance, gfs (S)
VDS > ID X RDS(ON)
Drain current, ID (A)
50
45
40
35
30
25
20
15
10
5
1.0E-01
Tj = 25 C
1.0E-02
1.0E-03
1.0E-04
1.0E-05
1.0E-06
175 C
minimum
typical
maximum
0
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
0
5
10
15
20
25
30
35
40
Gate-source voltage, VGS (V)
Drain current, ID (A)
Fig.8. Typical transconductance, Tj = 25 ˚C.
Fig.11. Sub-threshold drain current.
gfs = f(ID)
ID = f(VGS); conditions: Tj = 25 ˚C
Normalised On-state Resistance
2.9
2.7
2.5
2.3
2.1
1.9
1.7
1.5
1.3
1.1
0.9
0.7
0.5
Capacitances, Ciss, Coss, Crss (pF)
10000
1000
100
Ciss
Coss
Crss
-60 -40 -20
0
20 40 60 80 100 120 140 160 180
0.1
1
10
100
Junction temperature, Tj (C)
Drain-Source Voltage, VDS (V)
Fig.9. Normalised drain-source on-state resistance.
RDS(ON)/RDS(ON)25 ˚C = f(Tj)
Fig.12. Typical capacitances, Ciss, Coss, Crss.
C = f(VDS); conditions: VGS = 0 V; f = 1 MHz
December 2000
5
Rev 1.000
Philips Semiconductors
Product specification
N-channel TrenchMOS transistor
PSMN057-200B
Maximum Avalanche Current, IAS (A)
100
10
1
Gate-source voltage, VGS (V)
16
ID = 39A
14
Tj = 25 C
12
10
8
VDD = 40 V
25 C
VDD = 160 V
6
4
Tj prior to avalanche = 150 C
2
0
0
10 20 30 40 50 60 70 80 90 100 110 120 130 140
Gate charge, QG (nC)
0.001
0.01
0.1
1
10
Avalanche time, tAV (ms)
Fig.13. Typical turn-on gate-charge characteristics.
VGS = f(QG)
Fig.15. Maximum permissible non-repetitive
avalanche current (IAS) versus avalanche time (tAV);
unclamped inductive load
Source-Drain Diode Current, IF (A)
40
VGS = 0 V
35
30
175 C
25
20
Tj = 25 C
15
10
5
0
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
Source-Drain Voltage, VSDS (V)
1
1.1 1.2
Fig.14. Typical reverse diode current.
IF = f(VSDS); conditions: VGS = 0 V; parameter Tj
December 2000
6
Rev 1.000
Philips Semiconductors
Product specification
N-channel TrenchMOS transistor
PSMN057-200B
MECHANICAL DATA
2
Plastic single-ended surface mounted package (Philips version of D -PAK); 3 leads
(one lead cropped)
SOT404
A
A
E
1
mounting
base
D
1
D
H
D
2
L
p
1
3
c
b
e
e
Q
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
D
E
A
A
b
UNIT
c
D
e
L
H
Q
1
1
p
D
max.
4.50
4.10
1.40
1.27
0.85
0.60
0.64
0.46
1.60
1.20
10.30
9.70
2.90 15.40 2.60
2.10 14.80 2.20
mm
11
2.54
REFERENCES
JEDEC
EUROPEAN
PROJECTION
OUTLINE
VERSION
ISSUE DATE
IEC
EIAJ
98-12-14
99-06-25
SOT404
Fig.16. SOT404 surface mounting package. Centre pin connected to mounting base.
Notes
1. This product is supplied in anti-static packaging. The gate-source input must be protected against static
discharge during transport or handling.
2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
3. Epoxy meets UL94 V0 at 1/8".
December 2000
7
Rev 1.000
Philips Semiconductors
Product specification
N-channel TrenchMOS transistor
PSMN057-200B
MOUNTING INSTRUCTIONS
Dimensions in mm
11.5
9.0
17.5
2.0
3.8
5.08
Fig.17. SOT404 : soldering pattern for surface mounting.
DEFINITIONS
Data sheet status
Objective specification
This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification
This data sheet contains final product specifications.
Limiting values
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and
operation of the device at these or at any other conditions above those given in the Characteristics sections of
this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
Philips Electronics N.V. 2000
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the
copyright owner.
The information presented in this document does not form part of any quotation or contract, it is believed to be
accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under patent or other
industrial or intellectual property rights.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices or systems where malfunction of these
products can be reasonably expected to result in personal injury. Philips customers using or selling these products
for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting
from such improper use or sale.
December 2000
8
Rev 1.000
Philips Semiconductors
Product specification
N-channel TrenchMOS transistor
PSMN057-200B
DEFINITIONS
Data sheet status
Objective specification
This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification
This data sheet contains final product specifications.
Limiting values
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and
operation of the device at these or at any other conditions above those given in the Characteristics sections of
this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
Philips Electronics N.V. 2000
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the
copyright owner.
The information presented in this document does not form part of any quotation or contract, it is believed to be
accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under patent or other
industrial or intellectual property rights.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices or systems where malfunction of these
products can be reasonably expected to result in personal injury. Philips customers using or selling these products
for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting
from such improper use or sale.
December 2000
9
Rev 1.000
相关型号：
PSMN063-150D/T3
TRANSISTOR 29 A, 150 V, 0.063 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-252AA, PLASTIC, SC-63, TO-252, DPAK-3, FET General Purpose Power
NXP
©2020 ICPDF网 联系我们和版权申明