W163-15G [ROCHESTER]
W163 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 0.150 INCH, PLASTIC, SOIC-8;
| 型号： | W163-15G |
| 厂家： | 
Rochester Electronics |
| 描述： | W163 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 0.150 INCH, PLASTIC, SOIC-8 驱动 光电二极管 输出元件 逻辑集成电路 |
| 文件： | 总6页 (文件大小：772K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
W163
Spread Aware™, Zero Delay Buffer
Features
Key Specifications
• Spread Aware™—designed to work with SSFTG
reference signals
• Outputs may be three-stated
• Available in 8-pin SOIC package
• Extra strength output drive available (-15 version)
Operating Voltage: ................................................3.3V±10%
Operating Range: ................................ 10 < fOUT < 133 MHz
Cycle-to-Cycle Jitter: ..................................................200 ps
Output-to-Output Skew: ..............................................250 ps
Device-to-Device Skew: ..............................................700 ps
Propagation Delay:......................................................350 ps
• Internal feedback maximized the number of outputs
available in 8-pin package
Block Diagram
Pin Configuration
SOIC
REF
Q0
1
2
3
4
8
7
6
5
QFB
Q3
REF
PLL
QFB
VDD
Q2
Q1
Q0
Q1
Q2
GND
Q3
Spread Aware is a trademark of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Document #: 38-07149 Rev. *A
Revised December 14, 02
W163
Pin Definitions
Pin
Type
Pin Name
Pin No.
Pin Description
REF
1
I
Reference Input: The output signals Q0:3 will be synchronized to this signal
unless the device is programmed to bypass the PLL.
Q0:3
QFB
VDD
GND
2, 3, 5, 7
O
O
P
P
Outputs: These signals will be synchronous and of equal frequency to the signal
input at pin 1.
8
6
4
Feedback Output: This output signal does not vary from signals Q0:3 in function,
but is noted as the signal used to establish the propagation delay of nearly 0.
Power Connections: Connect to 3.3V. Use ferrite beads to help reduce noise
for optimal jitter performance.
Ground Connections: Connect all grounds to the common system ground
plane.
which may cause problems in systems requiring synchroniza-
tion.
Overview
The W163 products are five-output zero delay buffers. A
Phase-Locked Loop (PLL) is used to take a time-varying signal
and provide five copies of that same signal out. The internal
feedback to the PLL provides outputs in phase with the refer-
ence inputs.
For more details on Spread Spectrum timing technology,
please see the Cypress Application note titled, “EMI Suppres-
sion Techniques with Spread Spectrum Frequency Timing
Generator (SSFTG) ICs.”
Schematic
QFB
Q3
REF
Q0
Ferrite
Bead
Spread Aware
VDD
V
DD
Q1
GND
Many systems being designed now utilize a technology called
Spread Spectrum Frequency Timing Generation. Cypress has
been one of the pioneers of SSFTG development, and we de-
signed this product so as not to filter off the Spread Spectrum
feature of the Reference input, assuming it exists. When a
zero delay buffer is not designed to pass the SS feature
through, the result is a significant amount of tracking skew
0.1 µF 10 µF
Q2
Document #: 38-07149 Rev. *A
Page 2 of 5
W163
Absolute Maximum Ratings[1]
Stresses greater than those listed in this table may cause per-
manent damage to the device. These represent a stress rating
above those specified in the operating sections of this specifi-
cation is not implied. Maximum conditions for extended peri-
ods may affect reliability.
only. Operation of the device at these or any other conditions
.
Parameter
VDD, VIN
Description
Voltage on any pin with respect to GND
Storage Temperature
Rating
–0.5 to +7.0
–65 to +150
0 to +70
Unit
V
TSTG
TA
°C
°C
°C
W
Operating Temperature
TB
Ambient Temperature under Bias
Power Dissipation
–55 to +125
0.5
PD
DC Electrical Characteristics: TA =0°C to 70°C, VDD = 3.3V ±10%
Parameter
IDD
Description
Supply Current
Test Condition
Unloaded, 100 MHz
Min
Typ
Max
Unit
mA
V
40
VIL
Input Low Voltage
Input High Voltage
Output Low Voltage
0.8
VIH
2.0
2.4
V
VOL
IOL = 12 mA (-15)
IOL = 8 mA (-5)
0.4
V
VOH
Output High Voltage
IOL = 12 mA (-15)
IOL = 8 mA (-5)
V
IIL
Input Low Current
Input High Current
VIN = 0V
50
µA
µA
IIH
VIN = VDD
100
AC Electrical Characteristics: TA = 0°C to +70°C, VDD = 3.3V ±10%
Parameter
Description
Test Condition
Min
10
Typ
Max
133
133
2.5
1.5
2.5
1.5
?
Unit
fIN
Input Frequency
MHz
MHz
ns
fOUT
tR
Output Frequency
15-pF load[6]
10
Output Rise Time (-05)[2]
Output Rise Time (-15)[2]
Output Fall Time (-05)[2]
Output Rise Time (-15)[2]
Input Clock Rise Time[2]
Input Clock Fall Time[2]
FBIN to REF Skew[3, 4]
Output to Output Skew
Device to Device Skew
2.0 to 0.8V, 15-pF load
2.0 to 0.8V, 20-pF load
2.0 to 0.8V, 15-pF load
2.0 to 0.8V, 20-pF load
ns
tF
ns
ns
tICLKR
tICLKF
tPD
ns
?
ns
Measured at VDD/2
–350
–250
–700
0
0
0
350
250
700
ps
tSK
All outputs loaded equally
ps
tSKDD
Measured at FBIN pins,
VDD/2
ps
tD
Duty Cycle
15-pF load[5]
45
50
55
1.0
200
%
ms
ps
tLOCK
PLL Lock Time
Jitter, Cycle-to-Cycle
Power supply stable and
tJC
Notes:
1. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
2. Longer input rise and fall time will degrade skew and jitter performance.
3. All AC specifications are measured with a 50Ω transmission line, load terminated with 50Ω to 1.4V.
4. Skew is measured at 1.4V on rising edges.
5. Duty cycle is measured at 1.4V.
6. For the higher drive -15, the load is 20 pF.
Document #: 38-07149 Rev. *A
Page 3 of 5
W163
Ordering Information
Package
Name
Ordering Code
Option
Package Type
W163
-05, -15
G
8-pin Plastic SOIC (150-mil)
Package Diagram
8-Pin Small Outline Integrated Circuit (SOIC, 150-mil)
Document #: 38-07149 Rev. *A
Page 4 of 5
© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize
its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
W163
Document Title: W163 Spread Aware™, Zero Delay Buffer
Document Number: 38-07149
Issue
Date
Orig. of
Change
REV.
**
ECN NO.
110258
Description of Change
12/15/01
12/14/02
SZV
RBI
Change from Spec number: 38-00787 to 38-07149
Add Power up Requirements to Operating Conditions Information
*A
122798
Document #: 38-07149 Rev. *A
Page 5 of 5
相关型号：
W163-15GT
W163 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 0.150 INCH, PLASTIC, SOIC-8Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
ROCHESTER
W163-15GT
PLL Based Clock Driver, W163 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, PLASTIC, SOIC-8Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
CYPRESS
W163_02
Spread Aware⑩, Zero Delay BufferWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
CYPRESS
W164
Spread Spectrum Desktop/Notebook System Frequency GeneratorWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
CYPRESS
W164
Spread Spectrum Desktop/Notebook System Frequency GeneratorWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
SPECTRALINEAR
W164G
Industrial Control ICWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
ETC
W164GT
Processor Specific Clock Generator, 100MHz, CMOS, PDSO28, 0.300 INCH, SOIC-28Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
CYPRESS
W164_02
Spread Spectrum Desktop/Notebook System Frequency GeneratorWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
CYPRESS
W166
Spread Spectrum Frequency Timing GeneratorWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
CYPRESS
W166-6
Phase Locked Loop, CMOS, PDSO8, 0.150 INCH, PLASTIC, SOIC-8Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
CYPRESS
W166G
PLL Frequency Synthesizer, CMOS, PDSO8, 0.150 INCH, PLASTIC, SOIC-8Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
CYPRESS
W166GT
PLL Frequency Synthesizer, CMOS, PDSO8, 0.150 INCH, PLASTIC, SOIC-8Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
CYPRESS
©2020 ICPDF网 联系我们和版权申明